




# DC Test Theory

# DC Parametric Test Items

- Test done by precision measure unit (PMU)
- IDD Leakage
- Input parameters: VIH, VIL, IIH, IIL
- Output parameters: VOH, VOL, IOH, IOL
- Power consumption test: Static, Gross, & Dynamic Idd

# Open/Short Test




## Procedure

- Ground all pins ( including VDD)
- Using PMU force -100 uA, one pin at a time
- Measure voltage
- Fail open test if the voltage is less than -1.5 V
- Fail short test if the voltage is greater than -0.2 V

# Open/Short Test Q & A

- Why does device have 2 diodes?
- Why we test only GND side diode usually?
- Why we use FIMV mode to test O/S normally?
- Why we test O/S before any other test items?
- When you setup a tester, you find a specific DUT which fail at open. How can you find out the root cause?
- When you setup a tester, you find a specific DUT which fail at short. How can you find out the root cause?

# Input Leakage Low Test (IIL)




## Procedure

- Apply VDDmax
- Pre-condition all input pins to logic '1' with PE
- Using PMU force Ground to individual pin
- Wait for 1 to 5 msec
- Measure current
- Fail IIL test if the current is less than  $-10\ \mu\text{A}$

LT  $-10\ \mu\text{A}$




# Input Leakage High Test (IIH)




## Procedure

- Apply VDDmax
- Pre-condition all input pins to logic '0' with PE
- Using PMU force VDDMAX to individual pin
- Wait for 1 to 5 msec
- Measure current
- Fail IIH test if the current is greater than +10 uA

GT 10uA




# Output Voltage Test (Voh/Ioh)




## Procedure

- Apply VDDmax
- Pre-condition all output pins to logic '1'
- Using PMU force IOH current per specification
- Wait for 1 to 5 msec
- Measure voltage
- Fail VOH test if the voltage is less than +2.4 uA

LT 2.4V



# Output Voltage Test (Vol/Iol)



## Procedure

- Apply VDDmax
- Pre-condition all output pins to logic '0'
- Using PMU force IOL current per specification
- Wait for 1 to 5 msec
- Measure voltage
- Fail VOL test if the voltage is greater than +0.4 uA


GT 0.4V

Fail VOL

Pass



# Output Short Circuit Test



## Procedure

- Apply VDDmax
- Pre-condition all output pins to logic '1'
- Using PMU force 0V
- Wait for 1 to 5 msec
- Measure current
- Fail VOL test if the current is outside the limit range

GT -30mA

Fail Short Circuit


Pass

LT -85mA

Fail Short Circuit

# Static Idd Test

## PMU



## Procedure

- Using DPS or PMU to apply VDD<sub>max</sub> on power pin
- Execute Pre-condition pattern
- Stop pattern
- Wait for 1 to 5 msec
- Measure current flowing into VDD pins
- Fail I<sub>sb</sub> test if the current is greater than I<sub>sb</sub> spec. ( Normal in uA)


GT IDD spec

Fail Static IDD

Pass

# Gross Idd Test

## PMU



## Procedure


- Using DPS or PMU to apply VDDmax on power pin
- Set Pass/Fail limit
- Set all input pins Low/High or Execute reset sequence
- Stop pattern
- Wait for 1 to 5 msec
- Measure current flowing into VDD pins
- Fail Isb test if the current is outside IDD gross spec.

GT IDD spec

Fail Gross IDD
Pass
Fail Gross IDD

# Dynamic Idd Test

## PMU



## Procedure

- Using DPS or PMU to apply VDDmax on power pin
- Execute Pre-condition pattern
- Wait for 10 msec
- Measure current flowing into VDD pins while device is executing pattern
- Fail Isb test if the current is greater than IDD spec. ( Normal in mA)
- Stop pattern

GT IDD spec

Fail Dynamic IDD

Pass