

PCI Express M.2 Specification

Revision 1.1

March 7, 2016





PCI-SIG[®] disclaims all warranties and liability for the use of this document and the information contained herein and assumes no responsibility for any errors that may appear in this document, nor does PCI-SIG make a commitment to update the information contained herein.

Contact the PCI-SIG office to obtain the latest revision of this specification.

Questions regarding this specification or membership in PCI-SIG may be forwarded to:

Membership Services

<u>ig.com</u>
administration@pcisig.com
503-619-0569
503-644-6708

Technical Support

techsupp@pcisig.com

DISCLAIMER

This PCI Code and ID Assignment Specification is provided *as is* with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification, or sample. PCI-SIG disclaims all liability for infringement of proprietary rights, relating to use of information in this specification. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. PCI Express is a trademark of PCI-SIG.

All other product names are trademarks, registered trademarks, or service marks of their respective owners.

© 2012, 2013, 2014, 2015, and 2016 PCI SIG. All rights reserved.

Revision History

Rev	Version	History	Date
1.0		Initial Release	November 1, 2013
1.1		 Incorporated the following ECNs: Transition of NFC Signals from 3.3V to 1.8V ECN M.2 COEX Signal Definition – UART ECN M.2 2242 WWAN Module ECN M.2 Signal Definition – Audio & ANTCTL Functions ECN Tx Blanking and SYSCLK on Socket 1 Related Pinouts ECN Power-up Requirements for PCIe Side Bands (PERST#, etc.) ECN Power-up Requirements for PCIe Side Bands in a VBAT Powered System ECN MiniEx_M2_ECN_SMBus_for_SSD_Socket2_Socket3 - 1112_14 WWAN_Key_C_Definition_ECN_WW12.3 SMBus ECN, Clarification BGA-SSD ECN M.2 SSIC Eye Limits Definitions Other changes: Incorporated all changes from M2_10 Errata Table and Backup of M2 Rev1 0 Errata Table 04292015-6.8Added section 6.8, High Speed Differential Pair AC Coupling Cap Values and Cap Location Examples Changed all Mid-Line and Mid-plane to Mid-mount per WG decision 	March 7, 2016

Table of Contents

1.	Intro	oduction	to M.2 Specification	19
	1.1.	Terms a	nd Definitions	20
	1.2.	Targetec	Application	20
	1.3.	Specifica	ation References	22
2.	Mec	hanical	Specification	
			V	
			be Naming Convention	
			ecifications	
		•	rd Form Factors Intended for Connectivity Socket 1	
		2.3.1.1.	-	
		2.3.1.2.		
		2.3.1.3.	Type 3030 Specification	32
	2.3	8.2. Ca	rd Form Factors Intended for WWAN Socket 2	33
		2.3.2.1.	Type 3042 Specification	33
		2.3.2.2.	Type 2242 Specification	34
	2.3	8.3. Ca	rd Form Factor for SSD Socket 2 and 3	35
		2.3.3.1.	51 1	
		2.3.3.2.	3 1	
		2.3.3.3.	<i>y</i> 1 1	
		2.3.3.4.	51 1	
		2.3.3.5.	51 1	
	2.3		rd PCB Details	
		2.3.4.1.	Mechanical Outline of Card-Edge	
	0.0	2.3.4.2.	, ,	
	2.3	3.5. Sol 2.3.5.1.	Idered-down Form Factors	
		2.3.5.1.	Type 2226 Specification Type 1216 Specification	
		2.3.5.2.		
	23		Idered-Down Form Factors for BGA SSDs	
	2.0		Type 1620 Specification	
		2.3.6.2.		
		2.3.6.3.		
		2.3.6.4.		
	2.3	8.7. RF	Connectors	63
		2.3.7.1.	Socket 1 and 2 RF Connector Pinout	67
	2.4.	System (Connector Specifications	70
	2.4	I.1. Co	nnector Pin Count	71
	2.4	I.2. Co	ntact Pitch	71

2.	4.3.	System Connector Parametric Specifications	71
2.	4.4.	Additional Environmental Requirements	73
2.	4.5.	Card Insertion	73
2.	4.6.	Point of Contact Guideline	74
2.	4.7.	Top-side Connection	74
	2.4.7	7.1. Top-side Connector Physical Dimensions	74
	2.4.7	2.2. Top-side Connection Total System Length	76
	2.4.7	7.3. Top-side Connection Stack-up	77
	2	2.4.7.3.1. Single-sided Module (Using H2.3 Connector)	77
	2	2.4.7.3.2. Single-sided Module (Using H2.5 Connector)	78
	2	2.4.7.3.3. Double-sided Module (Using H2.8, H3.2 and H4.2 Connector).	79
	2.4.7	7.4. Top-side Connector Layout Pattern	81
2.	4.8.	Mid-mount Connection (Using M1.8 Connector)	82
	2.4.8	B.1. Mid-mount Connector Physical Dimensions	82
	2.4.8	B.2. Mid-mount Connection Total System Length	83
	2.4.8		
	2	2.4.8.3.1. Single-sided Module	
		2.4.8.3.2. Double-sided Module	
	2.4.8	8.4. Mid-mount Connector Layout Pattern	87
2.	4.9.	Connector Key Dimension	88
	2.4.9	0.1. Host Connector Keying	88
2.5.	Modu	ule Stand-off	91
2.	5.1.	Recommended Main Board Hole	91
2.	5.2.	Electrical Ground Path	91
2.	5.3.	Thermal Ground Path	91
2.	5.4.	Stand-off Guidelines	94
	2.5.4	I.1. Stand-off Guidelines Option 1	94
	2.5.4	I.2. Stand-off Guidelines Option 2	95
2.	5.5.	Screw Selection Guideline	
	2.5.5	5.1. Option 1, Wafer-head Style M3 Screw	96
	2.5.5	5.2. Option 2, M3 Screw with Tapered Shaft	97
	2.5.5	5.3. Option 3, Wafer-head Style M2 Screw	97
	2.5.5	5.4. Option 4, Flat-head Style M3 Screw	98
2.6.	Ther	mal Guidelines for the M.2	98
2.	6.1.	Objective	98
2.	6.2.	Introduction to Thermal Management	99
	2.6.2	2.1. Thermal Design Power Definition	99
	2.6.2		
	2.6.2	2.3. Unpowered M.2 Module Temperature	99
	2.6.2	2.4. System Skin Temperature—Fan-based System	100
2.	6.3.	System Skin Temperature—Fanless System	100
2.	6.4.	Examples of Dissipation (TDP) Response of Modules	101

3.	Electrical	Specifications	102
	3.1. Conne	ectivity Socket 1 Module Interface Signals	102
	3.1.1. F	Power Sources and Grounds	105
	3.1.2. F	PCI Express Interface	106
	3.1.3. F	PCI Express Auxiliary Signals	106
	3.1.3.1	1. Reference Clock	107
	3.1.3.2		
		1.3.2.1. Dynamic Clock Control	
	3.1.3.3		
	3.1.3.4	5	
		5. PEWAKE# Signal	
		Power-up Timing	
	3.1.4.	1 9	
	3.1.4.2	1 9	
	3.1.4.3		
		JSB Interface	
		Display Port Interface	
	3.1.6.		
	3.1.6.2		
		SDIO Interface	
		1. UART_WAKE#	
		PCM/I2S Interface	
		2C Interface	
		0.1. Alert# Signal 0.2. I2C_DATA Signal	
		0.3. I2C_DATA Signal	
		NFC Supplemental UIM Interface	
		.1. UMI POWER SRC	
		.2. UIM POWER SNK	
		.3. UIM SWP	
		.4. NFC Supplemental UIM Interface Wiring Example	
		Communication-specific Signals	
		2.1. Suspend Clock	
		2.2. Status Indicators	
		2.3. W DISABLE# Signal	
		2.4. Coexistence Signals	
		Reserved Pins	
		Vendor Defined	
		Socket 1 Connector Pinout Definitions	
		Socket 1 Based Soldered-down Module Pinouts	
		N/SSD/Other Socket 2 Module Interface Signals	

3.2.1.	Power Sources and Grounds	132
3.2.2.	PCI Express Interface	132
3.2.3.	M-PCIe	132
3.2.4.	USB Interface	132
3.2.5.	HSIC Interface	133
3.2.6.	SSIC Interface	133
3.2.7.	USB3.0 Interface	133
3.2.8.	SATA Interface (Informative)	134
3.2.	8.1. DEVSLP	134
3.2.	8.2. DAS/DSS#	134
3.2.9.		
3.2.	_	
3.2.9		
3.2.	—	
3.2.		
3.2.9	=	
	Communication-specific Signals	
	10.1. Suspend Clock	
	10.2. Status Indicators	
	10.3. W_DISABLE# Signals 10.4. Coexistence Signals	
	Supplemental Communication-specific Signals	
	11.1. FULL CARD POWER OFF#	
	11.2. RESET#	
	11.3. General Purpose Input Output Pins	
	3.2.11.3.1. GNSS Signals	
	3.2.11.3.2. Audio Signals	
	3.2.11.3.3. Second UIM Signals	
	3.2.11.3.4. IPC[07] Signals	140
	3.2.11.3.5. WAKE_ON_WWAN# Signal	140
3.2.	11.4. DPR Signal	141
	11.5. Antenna Control	
3.2.12.	SSD Specific Signals	141
	12.1. Reserved for MFG CLOCK and DATA	
	12.2. SMBus Interface	
	3.2.12.2.1. ALERT# Signal	
	3.2.12.2.2. SMB_DATA Signal	
	3.2.12.2.3. SMB_CLK Signal	
3.2.13.	Configuration Pins	
3.2.14.	Vendor Defined Pins	
	Socket 2 Connector Pinout Definitions	
3.2.	15.1. Socket 2 Key B Pinout Definitions	144

	3.2.15.2	2. Socket 2 Key C Pinout Definitions	150
	3.3. SSD So	cket 3 Module Interface Signals	151
	3.3.1. Po	ower and Grounds	152
	3.3.2. PC	CI Express Interface	152
	3.3.3. SA	ATA Interface (Informative)	152
	3.3.3.1.	DEVSLP	152
	3.3.3.2.	DAS/DSS#	153
	3.3.4. SS	SD Specific Signals	
	3.3.4.1.	SUSCLK	153
	3.3.4.2.		
	3.3.4.3.		
	3.3.4.4.		
	3.3.4.5.		
		ocket 3 Connector Pinout Definitions	
		D Interface Signals	
		GA SSD Specific Power and Grounds	
		CI Express Interface	
	3.4.2.1.		
		ATA Interface (Informative)	
		SD Specific Signals	
	3.4.4.1.		
	3.4.4.2.		
	3.4.4.3.		
	3.4.4.4.		
		SD Specific Optional Signals	
	3.4.5.1.	_	
	3.4.5.2.		
	3.4.5.3.		
	3.4.5.4. 3.4.5.5.	=	
		SMBus Pins	
		5.6.1. ALERT#	
		5.6.2. SMB DATA	
		5.6.3. SMB_CLK	
		DIAG0, DIAG1	
		GA SSD Soldered-Down Module Pin-out	
л		equirements	
4.		-	
		ogic Signal Requirements	
		ogic Signal Requirements	
		al Requirements for BGA SSDs	
	4.3.1. Vo	Itage Supply Power-on Sequencing	

	4.3.2.	Voltage Supply Power-off Sequencing	165
	4.3.3.	Power Ramp Timing	166
	4.3.4.	Power Rail Slew Rate	167
	4.4. Pow	er	167
5.	Platform	Socket Pinout and Key Definitions	170
		nectivity Socket; Socket 1	
	5.1.1.	Display Port Based Socket 1 (Mechanical Key A) On Platform	
	5.1.2.	SDIO Based Socket 1 (Mechanical Key E) On Platform	
	5.1.3.	Dual Module Key Module: Supports SDIO Based Socket 1 and Display Based Socket 1	
	52 \\/\/\/	AN+GNSS/SSD/Other Socket; Socket 2	
	5.2.1.	Socket 2 Key B	
	-	1.1. Socket 2 Key B – Configuration Pin Definitions	
		1.2. Socket 2 Pinout (Mechanical Key B) On Platform	
	5.2.2.		
	5.2.2	2.1. Socket 2 Pinout (Mechanical Key C) On Platform	
		Socket; Socket 3 (Mechanical Key M)	
	5.4. Sold	lered Down Pinouts Definitions	184
6	Annex		190
0.		sary	
		Signal Directions	
		al Integrity Guideline	
	6.3.1.	Test Fixture Requirements	
	6.3.2.	Suggested Top Mount Signal Integrity PCB Layout	
	6.3.3.	Suggested Mid-mount Signal Integrity PCB Layout	
		Connector Related Test Setups	
	6.4.1.	VSWR Test Set-up Method for RF Connector Receptacles	
	6.4.2.	Contact Resistance Measurement Setup & Test Procedure Example	
	-	rmal Guideline Annex	
	6.5.1.	Assumptions	
	6.5.	•	
	6.5.	1.2. Component Overview	208
	6.5.2.	Generic System Environment Categories (Assumptions)	209
	6.5.2	2.1. Module Slot Definitions by System	210
		6.5.2.1.1. Systems with Fans	
	(S.5.2.1.2. Systems without Fans	
	6.5.3.	Assessing Thermal Design Power Capability	
	6.5.		
	6.5.3		
	6.5.3	1	
	6.5.3	3.4. Use Case Flexibility	211

6.5.	4.	Module F	Placement Advice	212
6.5.	5.	Skin Terr	nperature Sensitivity to Module Power	212
6.5.	6.	General A	Applicability	212
6.5.	7.	Generic /	Assumptions for Module Arrangement	212
6.5.	8.	Example	S	213
	6.5.8	.1. Note	book Category	213
	6	.5.8.1.1.	Generic Motherboard Assumptions	214
	6	.5.8.1.2.	System Layout Assumptions	
		.5.8.1.3.	Local Skin Temperature	
		.5.8.1.4.	Thermal Design Power Response – Notebook Category.	
			Platform Notebook with Fan Category	
		.5.8.2.1.	Generic Motherboard Assumptions	
		.5.8.2.2.	System Layout Assumptions	
		.5.8.2.3.	Module Placement Advice – Thin Platform Notebook	
		.5.8.2.4.	Local Skin Temperature	
	6	.5.8.2.5.	Thermal design Power Response – Thin Platform Notebo	
	6 5 9	2 Tabl	Fan Category et without Fan Category	
		.5.8.3.1.	Generic Motherboard Assumptions	
	-	.5.8.3.2.	System Layout Assumptions	
		.5.8.3.3.	Local Skin Temperature	
		.5.8.3.4.	Thermal Design Power Response—Tablet Category	
6.6.			ULL_CARD_POWER_OFF# Sequences (Informative)	
6.6.		•	of Power On/Off Sequence	
6.6.	2.	•	of Tablet Power On/Off Sequence	
6.6.		•	of Very-thin Notebooks Power On/Off Sequence	
		-	C - Vendor Defined Pinout Examples	
		-	fferential Pair AC Coupling Cap Values and Cap Location	
6.8.	1.	AC Coup	ling Cap Values Per Respective Specification Definitions.	231
6.8.		•	ling Cap Location Examples	
	 6.8.2	•	e and USB3.0 AC Coupling Cap Location Examples	
	6.8.2		A-IO AC Coupling Cap Location Examples	
6.8.			ling Cap Scheme Compatibility Matrix	
		-	SSIC at the M.2 Connector	
Append			nowledgments	
Append				200

List of Figures

Figure 1.	M.2 Concept Board/Modules	19
Figure 2.	M.2 Family of Form Factors	24
Figure 3.	M.2 Naming Nomenclature	26
Figure 4.	Example of Type 2242-D2-B-M Nomenclature	26
Figure 5.	M.2 Type 2230-S3 Mechanical Outline Drawing Examples	29
Figure 6.	M.2 Type 2230-D3/S1 Mechanical Outline Drawing Examples	30
Figure 7.	M.2 Type 1630-D3/S3 Mechanical Outline Drawing Examples	31
Figure 8.	M.2 Type 3030-S3 Mechanical Outline Drawing Example	32
Figure 9.	M.2 Type 3042-S3 Mechanical Outline Drawing Example	33
Figure 10.	M.2 Type 2242-S3 Mechanical Outline Drawing Example	34
Figure 11.	M.2 Type 2230-S2/D2 Mechanical Outline Drawing Examples	35
Figure 12.	M.2 Type 2242-D2 Mechanical Outline Drawing Top-side Examples	36
Figure 13.	M.2 Type 2260-D2 Mechanical Outline Drawing Example	37
Figure 14.	M.2 Type 2280-S2 Mechanical Outline Drawing Example	38
Figure 15.	M.2 Type 22110-D2 Mechanical Outline Drawing Example	39
Figure 16.	Card Edge Bevel	40
Figure 17.	Card Edge Outline Top-side	41
Figure 18.	Card Edge Outline Bottom-side	41
Figure 19.	Key Detail for Keys A Thru F	43
Figure 20.	Key Detail for Keys G Thru M	44
Figure 21.	Dual Key A-E Example	45
Figure 22.	Dual Key B-M Example	46
Figure 23.	M.2 Type 2226-S3 Mechanical Outline Drawing Example	47
Figure 24.	Recommended Land Pattern for Module Type 2226	48
Figure 25.	M.2 Type 1216-S3 Mechanical Outline Drawing Example	49
Figure 26.	Recommended Land Pattern for Module Type 1216	50
Figure 27.	M.2 Type 3026-S3 Mechanical Outline Drawing Example	51
Figure 28.	M.2 Type 3026-S3 Mechanical Outline Drawing Details Example	52
Figure 29.	Recommended Land Pattern for M.2 Type 3026	53
Figure 30.	M.2 Type 1620-S5 Mechanical Outline Drawing Example	55
Figure 31.	Recommended Land Pattern for M.2 Type 1620 BGA (Top View)	56
Figure 32.	M.2 Type 2024-S5 Mechanical Outline Drawing Example	57
Figure 33.	Recommended Land Pattern for M.2 Type 2024 BGA (Top View)	58
Figure 34.	M.2 Type 2228-S5 Mechanical Outline Drawing Example	59
Figure 35.	Recommended Land Pattern for M.2 Type 2228 BGA (Top View)	60

Figure 36.	M.2 Type 2828-S5 Mechanical Outline Drawing Example	61
Figure 37.	Recommended Land Pattern for M.2 Type 2828 BGA (Top View)	62
Figure 38.	Board Type 2230 Antenna Connector Designation Scheme	63
Figure 39.	Generic 2x2 mm RF Receptacle Connector Diagram	63
Figure 40.	Mated Plug for Ø 1.13 mm Coax Cable	64
Figure 41.	Mated Plug for Ø 0.81 mm Coax Cable	64
Figure 42.	Antenna Connector PCB Recommended Land Pattern	64
Figure 43.	Socket 1 Type 2230RF Connector Assignment Recommendation	68
Figure 44.	Socket 1 Type 3030RF Connector Assignment Recommendation	68
Figure 45.	Socket 2 Type 2242/3042 RF Connector Assignment Recommendation	69
Figure 46.	Angle of Insertion	73
Figure 47.	Point of Contact	74
Figure 48.	Top-side Connector Dimensions	75
Figure 49.	Top Mounting System Length	76
Figure 50.	H2.3-S1 - Stack-up Top Mount Single-sided Module for 1.2 Maximum Component Height	77
Figure 51.	H2.3-S2 - Stack-up Top Mount Single-sided Module for 1.35 Maximum Component Height	77
Figure 52.	H2.3-S3 - Stack-up Top Mount Single-sided Module for 1.50 Maximum Component Height	77
Figure 53.	H2.5-S1 - Stack-up Top Mount Single-sided Module for 1.20 Maximum Top-side Component Height and with Higher Clearance above Motherboard	78
Figure 54.	H2.5-S2 - Stack-up Top Mount Single-sided Module for 1.35 Maximum Top-side Component Height and with Higher Clearance above Motherboard	78
Figure 55.	H2.5-S3 - Stack-up Top Mount Single-sided Module for 1.5 Maximum Top-side Component Height and with Higher Clearance above Motherboard	78
Figure 56.	H2.8-D4 - Stack-up Top Mount Double-sided Module for 1.5 Maximum Top-side Component Height with 0.7 Maximum Bottom-side Component Height	79
Figure 57.	H3.2-D1 - Stack-up Top Mount Double-sided Module for 1.20 Maximum Top-side Component Height	79
Figure 58.	H3.2-D2 - Stack-up Top Mount Double-sided Module for 1.35 Maximum Top-side Component Height	79
Figure 59.	H3.2-D3 - Stack-up Top Mount Double-sided Module for 1.5 Maximum Top-side Component Height	80
Figure 60.	H4.2-D5 - Stack-up Top Mount Double-sided Module for 1.5 Maximum Top-side Component Height with 1.5 Maximum Bottom-side Component Height	80
Figure 61.	Example of Top Mount Motherboard Land Pattern Diagram - Key B Shown	81
Figure 62.	Mid-mount (In-line) Connector Dimensions	82
Figure 63.	Mid-mount (In-line) System Length	83
Figure 64.	Stack-up Mid-mount (In-line) Single-sided (S1) Module for 1.2 Maximum Component Height	84

Figure 65.	Stack-up Mid-mount (In-line) Single-sided (S2) Module for 1.35 Maximum Component Height	84
Figure 66.	Stack-up Mid-mount (In-line) Single-sided (S3) Module for 1.5 Maximum Component Height	84
Figure 67.	Stack-up Mid-mount (In-line) Double-sided (D1) Module for 1.2 Maximum Top-side Component Height	85
Figure 68.	Stack-up Mid-mount (In-line) Double-sided (D2) Module for 1.35 Maximum Top-side Component Height	85
Figure 69.	Stack-up Mid-mount (In-line) Double-sided (D3) Module for 1.5 Maximum Top-side Component Height	
Figure 70.	Stack-up Mid-mount (In-line) Double-sided (D4) Module for 1.5 Maximum Top-side Component Height	
Figure 71.	Stack-up Mid-mount (In-line) Double-sided (D5) Module for 1.5 Maximum Top-side and Bottom-side Component Height	
Figure 72.	Example of Mid-mount Motherboard Land Pattern Diagram – Key B Shown	87
Figure 73.	Connector Key	
Figure 74.	M.2 Connector Keying Diagram	
Figure 75.	Dual Module Key Scheme Example	90
Figure 76.	Mid-mount Module Mounting Interface	91
Figure 77.	Single-sided Top Mount Solder-down Stand-off	92
Figure 78.	Elevated Single-sided Top Mount Solder Stand-off	92
Figure 79.	Low Profile Double-sided Top Mount Solder-down Stand-off	93
Figure 80.	Double-sided Top Mount Solder-down Stand-off	93
Figure 81.	Elevated Double-sided Top Mount Solder-down Stand-off	93
Figure 82.	Flat Stand-off	94
Figure 83.	Shouldered Stand-off	95
Figure 84.	Screw Guidelines	96
Figure 85.	Wafer-head Style M3 Screw	96
Figure 86.	M3 Screw with Tapered Shaft	97
Figure 87.	Wafer-head Style M2 Screw	97
Figure 88.	Flat-head Style M3 Screw	98
Figure 89.	CLKREQ# Clock Control Timings	108
Figure 90.	Power-up Timing Sequence for a Module Powered from 3.3V Power Rail	110
Figure 91.	Power-up Timing Sequence for a Module Powered by a Direct VBAT Connection	111
Figure 92.	SDIO Reset Sequence	114
Figure 93.	SDIO Power-up Sequence	114
Figure 94.	UART Frame Format	115
Figure 95.	Typical PCM Transaction Timing Diagram	116
Figure 96.	Supplemental NFC Signal Connection Example	118
Figure 97.	Typical LED Connection Example in Platform/System	119

Figure 98.	Type 2226 SDIO Based Module-side Pinout	126
Figure 99.	Type 1216 SDIO Based Module-side Pinout	127
Figure 100.	Type 3026 Display Port Pinouts Extension Over an SDIO Based Module-side Pinout	128
Figure 101.	Typical SIM Detect Circuit Implementation	136
Figure 102.	Example of a Connection of the GNSS Signals in a Platform Using M.2 Modules	139
Figure 103.	WAKE_ON_WWAN# Signal	140
Figure 104.	Type 1620 BGA Module-side Ballmap (Top View)	161
Figure 105.	Type 1620 BGA Module-side Ballmap Surrounded by Type 2024, Type 2228, and Type 2828 Module-side Ballmaps (Top View)	162
Figure 106.	Power-on Sequencing	165
Figure 107.	Power-off Sequence	166
Figure 108.	Type 2226 LGA Pinout Using SDIO Based Socket 1 Pinout On Platform	185
Figure 109.	Type 1216 LGA Pinout Using SDIO Based Socket 1 Pinout On Platform	186
Figure 110.	Type 3026 LGA Pinout Using SDIO Based Socket 1 and Display Port Based Socket 1 Pinout On Platform	187
Figure 111.	Type 1620 BGA Pinout On Platform (Top View)	188
Figure 112.	Type 1620, Type 2024, Type 2228, Type 2828 BGA Pinout On Platform (Top View)	189
Figure 113.	UART and PCM Signal Direction and Signal Name Changes	191
Figure 114.	PCIe Signal Direction and Signal Name Changes	192
Figure 115.	COEX_TXD and COEX_RXD Signal Direction	192
Figure 116.	Suggested Motherboard and Module Board Signals and Ground Pad Layout Guideline .	195
Figure 117.	Suggested Ground Void for Module Simulation	195
Figure 118.	Suggest Ground Void for Main Board	195
Figure 119.	Top Mount Module Test Fixture PCB Layout	196
Figure 120.	Top Mount Mother Board Test Fixture PCB	197
Figure 121.	Top Mount Connector Test Fixture	198
Figure 122.	Mid-mount Connector Test Fixture	199
Figure 123.	Mid-mount Module Test Fixture PCB Layout	199
Figure 124.	Mid-mount Mother Board Test Fixture PCB	200
Figure 125.	Detail of Top-side SMA End Launch Connector Pad	200
Figure 126.	Ground Void on Backside	201
Figure 127.	Detail of Mid-mount Vias on Top-side Mother Board	202
Figure 128.	Detail of Ground Void on Mid-mount Bottom Side Mother Board	202
Figure 129.	VSWR Test Setup for Receptacle RF Connector	203
Figure 130.	Contact Resistance Measurement Definitions	203
Figure 131.	Prepared Wires	204
Figure 132.	Prepared Wire with Plug	204
Figure 133.	Example View of Notebook Motherboard	214

Figure 134.	Example View of Edge Vents	14
Figure 135.	Example View of Bottom Vents (vent opening where inside boards are visible through the opening)	15
Figure 136.	Example View of Region Over Modules2	15
Figure 137.	Example View of Hot Spot Over Modules	16
Figure 138.	Example View of Motherboard for Thin Platform Notebook with Fan27	19
Figure 139.	Thin Platform Notebook Layout with Vents and Key Components	20
Figure 140.	Example View of Region and Hot Spots Over Modules	21
Figure 141.	Example View of Region and Hot Spots Under Modules	22
Figure 142.	Example View of Tablet Motherboard	25
Figure 143.	Example View of System Layout, Including Table	26
Figure 144.	Example View of Display Surface Temperature with WWAN Use Case Estimate II	27
Figure 145.	AC Coupling Cap Location – PCIe and USB3.0 Pluggable Module Example	32
Figure 146.	AC Coupling Cap Location - Soldered Down LGA Module on System Board Example23	33
Figure 147.	AC Coupling Cap Location – All-On-Same-Board Example	34
Figure 148.	AC Coupling Cap Location - SSD BGA on Pluggable M.2 Form Factor Example	34
Figure 149.	SATA-IO AC Coupling Cap Location – SATA Pluggable Module Example	35
Figure 150.	SATA-IO AC Coupling Cap Location - SSD BGA On Pluggable Module Example	35

List of Tables

Table 1.	Optional Module Configurations	.27
Table 2.	General Tolerance	.28
Table 3.	Key Location/Pin Block Dimensions for Keys A - F	.42
Table 4.	Key Location/Pin Block Dimensions for Keys G - M	.42
Table 5.	RF Connector Physical Characteristics	.65
Table 6.	RF Connector Mechanical Requirements	.65
Table 7.	RF Connector Electrical Requirements	.66
Table 8.	RF Connector Environmental Requirements	.66
Table 9.	Recommended Antenna Function Allocation Table	.67
Table 10.	Connector/Module Type Supported Matrix	.70
Table 11.	Connector Physical Requirements	.71
Table 12.	Connector Environmental Requirements	.72
Table 13.	Connector Electrical Requirements	.72
Table 14.	Stand-off Height Descriptor Table	.94
Table 15.	Socket 1 System Interface Signals and Voltage Table	102
Table 16.	Power-up CLKREQ# Timings	109
Table 17.	Power-up Timing Variables	111
Table 18.	DP_MLDIR Pin Termination	113
Table 19.	SDIO Reset and Power-up Timing	114
Table 20.	Simple Indicator Protocol for LED States	120
Table 21.	Radio Operational States	121
Table 22.	SDIO Based Module Solution Pinouts (Module Key E)	123
Table 23.	Display Port Based Module Solution Pinouts (Module Key A)	124
Table 24.	Socket 1 Module Pinouts (Module Key A-E)	125
Table 25.	Socket 2 System Interface Signal Table	129
Table 26.	GPIO Pin Function Assignment per Port Configuration	138
Table 27.	Audio Pin Mode and Function Assignment	140
Table 28.	Antenna Control Pin Mode and Function Assignment	141
Table 29.	Socket 2 Module Configuration	143
Table 30.	Socket 2 Key B SSIC-based WWAN Module Pinouts	145
Table 31.	Socket 2 Key B USB3.0-based WWAN Module Pinout	146
Table 32.	Socket 2 Key B PCIe-based WWAN Module Pinout	147
Table 33.	Socket 2 Key B-M SATA-based SSD Module Pinout	148
Table 34.	Socket 2 Key B-M PCIe-based SSD Module Pinout	149
Table 35.	Socket 2 Key C WWAN Module Pinout	150

Table 36.	Socket 3 System Interface Signal Table	151				
Table 37.	Socket 3 SATA-based Module Pinouts (Module Key M)	154				
Table 38.	Socket 3 PCIe-based Module Pinouts (Module Key M)	155				
Table 39.	BGA SSD System Interface Signal Table	156				
Table 40.	DC Specification for 3.3 V Logic Signaling					
Table 41.	DC Specification for 1.8 V Logic Signaling	164				
Table 42.	Power Ramp Timing	166				
Table 43.	Power Rail Slew Rate	167				
Table 44.	Key Regulated Power Rail Parameters	168				
Table 45.	Key VBAT Power Rail Parameters	168				
Table 46.	Power Rating Table for M.2 Modules with Connectors	169				
Table 47.	Mechanical Key Assignments	171				
Table 48.	Socket 1 Versions	172				
Table 49.	Display Port Based Socket 1 Pinout Diagram (Mechanical Key A) On Platform	174				
Table 50.	SDIO Based Socket 1 Pinout Diagram (Mechanical Key E) On Platform	176				
Table 51.	Socket 2 Module Configuration Table	178				
Table 52.	Socket 2 Pinouts Diagram (Mechanical Key B) On Platform	180				
Table 53.	Socket 2 Pinout Diagram (Mechanical Key C) on Platform	182				
Table 54.	Socket 3 SSD Pinout (Mechanical Key M) On Platform	183				
Table 55.	Signal Integrity Requirements and Test Procedures for M.2	193				
Table 56.	Example of Prepared Wire with Plug, Unit: $m\Omega$	205				
Table 57.	Contact Resistance for the Sample Wires/Plugs, Unit: m Ω	206				
Table 58.	Assumptions for Typical Components and Dissipation	207				
Table 59.	Maximum Dissipation for WWAN Modules	208				
Table 60.	Generic Assumptions for Package Designations and Types Expected to Populate Modules	208				
Table 61.	Assumptions for Generic System Environments	209				
Table 62.	Slot Definitions, Systems with Fans	210				
Table 63.	Slot Definitions, Systems without Fans	210				
Table 64.	Example Use Case Applicable to Modules for Notebooks	213				
Table 65.	Thermal Design Power Response – Notebook Category	217				
Table 66.	Skin Temperature Limit Assumptions, Notebook	217				
Table 67.	Skin Temperature Effect of Module Position	218				
Table 68.	Use Cases Applicable to Modules for Thin Platform Notebook with Fan	218				
Table 69.	Thermal Design Power Response – Thin Platform Notebook with Fan Category	223				
Table 70.	Skin temperature limit assumptions, Thin platform notebook with Fan	223				
Table 71.	Use Cases Applicable to Modules for Tablet without Fan	224				
Table 72.	Thermal Design Power Response—Tablet Category	227				
Table 73.	Skin Temperature Limit Assumptions, Tablet without Fan	228				

Table 74.	Socket 2 Key C Module-side Vendor Defined Pinout	230
Table 75.	PCIe and USB3.0 AC Coupling Cap Values	231
Table 76.	SATA-IO AC Coupling Cap Values	231
Table 77.	AC Coupling Cap Scheme Compatibility Matrix	236
Table 78.	SSIC Transmitter Eye Limits at the Connector	237

1

1. Introduction to M.2 Specification

The M.2 form factor is intended for Mobile Add-In cards. The M.2 is a natural transition from the Mini Card and Half-Mini Card to a smaller form factor in both size and volume. The M.2 is a family of form factors that will enable expansion, contraction, and higher integration of functions onto a single form factor module solution.

The key target for M.2 is to be significantly smaller in the XYZ and overall volume of the Half-Mini Card used today in mobile platforms in preparation for the very thin computing platforms (for example Notebook, Tablet/Slate platforms) that require a much smaller solution.

The M.2 comes in two main formats:

- □ Connectorized
- □ Soldered-down

Figure 1 shows the concept board modules.




Figure 1. M.2 Concept Board/Modules

M.2 is targeted toward addressing system manufacturers' needs for build-to-order (BTO) and configure-to-order (CTO) rather than providing a general end-user-replaceable module. As such, the requirements provided in this document should be viewed in their entirety as an optional normative specification. It is expected that system manufacturers that build to and order modules to this specification are responsible for indicating to their module suppliers which aspects of the specification are normative, optional, or explicitly not required for the products being ordered.

1.1. Terms and Definitions

Host	Typically referring to the electrical interface source/master					
Platform	Typically referring to the physical location. Usually a Mother Board on which the Module/Add-in Card are mounted (connectorized or soldered down)					
Module	The Add-in card or device that is either plugged into the Platform connector or soldered down onto the Platform Mother Board					
Add-in Card	A card or module that is plugged into a connector and mounted in a chassis socket.					
x1, x2, x4	x1 refers to one Lane of basic bandwidth; x4 refers to a collection of four Lanes; etc. This is applicable to PCIe and Display Port signals that may use Multi-lanes					

1.2. Targeted Application

The M.2 family of form factors is intended to support multiple function add-in cards/modules that include the following:

- 🛛 Wi-Fi
- Bluetooth
- Global Navigation Satellite Systems (GNSS)
- □ Near Field Communication (NFC)
- □ WiGig
- □ WWAN (2G, 3G and 4G)
- □ Solid-State Storage Devices
- Cher & Future Solutions (e.g. Hybrid Digital Radio (HDR))

The M.2 Specification will cover multiple Host Interface solutions including:

- □ PCIe, PCIe LP
- □ HSIC
- □ SSIC
- □ M-PCIe

- □ USB
- SDIO
- UART
- □ PCM/I2S
- \Box I²C
- □ SMBus
- □ SATA
- Display Port
- □ All future variants of the interfaces in this list

In light of the fact that the number of Host Interfaces has dramatically increased and in order to support the multitude of Comms and other solutions typically integrated into NB-based and very thin-based platforms, there is a need to clearly define several distinct sockets:

- Connectivity Socket (typically Wi-Fi, BT, NFC or Wi-Gig) designated as Socket 1
- WWAN/SSD/Other Socket that will support various WWAN+GNSS solutions, various SSD and SSD Cache configurations and potentially other yet undefined solutions designated as Socket 2
- SSD Drive Socket with SATA or up to 4 lanes of PCIe designated as Socket 3

Each of the three sockets is unique and incorporates a different collection of host interfaces to support the specific functionality of the modules. The modules are typically not interchangeable between sockets. Therefore, each Socket will have a unique mechanical key. However, there are cases where a dual mechanical key scheme will enable dual socket support. Details of the sockets will be described in the following sections of this document.

CAUTION: M.2 modules are not designed or intended to support Hot-Swap or Hot-Plug connections. Performing Hot-Swap or Hot-Plug may pose danger to the M.2 module, to the system platform, and to the person performing this act.

For the sake of coverage, the connectorized M.2 boards/modules will be defined as both singlesided for low profile solutions and double-sided to enable more content to be integrated in the platform. Several target Z-heights will be outlined as part of the specification. Actual configuration implementation will be determined between customer and vendor. A naming convention will enable an exact definition of all key parameters.

1.3. Specification References

This specification requires references to other specifications or documents that will form the basis for some of the requirements stated herein.

- Derived PCI Express Mini Card Electromechanical Specification, Revision 2.0
- □ PCI Express Card Electromechanical Specification, Revision 3.0
- □ Advanced Configuration and Power Interface Specification, Revision 2.0b
- □ PCI Express Base Specification Revision 3.1
- **SDIO3.0**
- SSIC SuperSpeed USB Inter-Chip Supplement to the USB 3.0 Specification, Revision 1.0 as of May 3, 2012
- HSIC High-Speed Inter-Chip USB Electrical Specification, Version 1.0 (September 23, 2007), plus HSIC ECN Disconnect Supplement to High Speed Inter Chip Specification Revision 0.94 (Sep 20, 2012)
- USB2.0 Universal Serial Bus Specification, Revision 2.0, plus ECN and Errata, July 14, 2011, available from usb.org
- USB3.0 Universal Serial Bus 3.0 Specification, Revision 1 plus ECN and Errata, July 29 2011, available from usb.org
- DisplayPort Standard Specifications, version 1.2
- □ ISO/IEC 7816-2 Specification
- □ ISO/IEC 7816-3 Specification
- □ Serial ATA Specification, available from sata-io.org
- □ I²C BUS Specifications, Version 2.1, January 2000
- □ EIA-364 Electrical Connector/Socket Test Procedures including Environmental Classifications
- EIA-364-1000.01: Environmental Test Methodology for Assessing the Performance of Electrical Connectors and Sockets Used in Business Office Applications
- □ M-PHY; MIPI Alliance Specification for M-PHY, Version 3.0
- □ JTAG specification (IEEE 1149.1), available from <u>https://www.ieee.org</u>
- System Management Bus (SMBus) Specification, Version 2.0, August 3, 2000, available from <u>http://smbus.org/</u>
- BT-SIG Draft Improvement Proposal Document for Coexistence, v10r00, January 19, 2010

2

2. Mechanical Specification

2.1. Overview

This specification defines a family of M.2 modules and the corresponding system interconnects based on a 75 position edge card connection scheme or a derivation of the card edge and a soldered-down scheme for system interfaces.

The M.2 family comprised of several module sizes and designated by the following names (see Figure 2):

- **□** Type 1216
- **□** Type 1620
- **□** Type 1630
- □ Type 2024
- □ Type 2226
- □ Type 2228
- **□** Type 2230
- □ Type 2242
- **□** Type 2260
- **□** Type 2280
- **□** Type 2828
- **□** Type 3026
- **□** Type 3030
- □ Type 3042
- **Type 22110**




Figure 2. M.2 Family of Form Factors

The majority of M.2 types are connectorized using an edge connection scheme that can be either a single-sided or double-sided assembly. There will be several component Z-height options defined in this specification. The type of edge connector will cater to different platform Z-height requirements. In all cases, the board thickness is $0.8 \text{ mm} \pm 10\%$. The type 1216, type 2226, and type 3026 are unique as they are soldered down solutions that will have an LGA pattern on the back. Therefore, they can only be single-sided and the board thickness does not need to adhere to the $0.8 \text{ mm} \pm 10\%$ requirement. The Type 1620, Type 2024, Type 2228 and Type 2828 are soldered-down solutions that have BGA pattern on the back and are defined for BGA SSDs. These BGA solutions can be placed directly on host platforms as standalone BGA SSDs (see section 3.4 for the interface specification). Some BGA types can also be mounted on SSD Socket 2 or SSD Socket 3 modules (see sections 3.2 and 3.3 for interface specification). When a BGA SSD is mounted on SSD Socket 2 or SSD Socket 3 modules (see sections 3.2 and 3.3 for interface specification). When a BGA SSD is mounted on SSD Socket 2 or SSD Socket 2 or SSD Socket 2 or SSD Socket 3 modules (see sections 4.4 module is responsible for implementing the voltage conversion circuitry to provide 1.8 V and 1.2 V as required.

The edge connector requires a mechanical key for accurate alignment. The location of the mechanical key along the Gold Finger contacts will make each key unique per a given socket connector. This prevents wrongful insertion of an incompatible board which prevents a safety hazard.

The board type, the type of assembly, the component Z-heights on top and bottom, and the mechanical key will make up the M.2 board naming convention detailed in the next section.

2.2. Card Type Naming Convention

Since there are various types of M.2 solutions and configurations, a standard naming convention will be employed to define the main features of a specific solution.

The naming convention will identify the following:

- □ The module size (width & length)
- □ The component assembly maximum Z-height for the top and bottom sides of the module
- The Mechanical Connector Key/Module key location/assignment or multiple locations/assignments

These naming conventions will clearly define the module functionality, what connector it coincides with, and what Z-heights are met. Figure 3 diagrams the naming convention.

The module width options are: 12 mm, 16 mm, 16.5 mm, 20 mm, 22 mm, 28 mm, and 30 mm.

The module length can scale to various lengths to support the content and expand as the content increases. The lengths supported are: 16 mm, 20 mm, 24 mm, 26 mm, 28 mm, 30 mm, 42 mm, 60 mm, 80 mm, and 110 mm.

Together these two dimensions make up the first part of the module type definition portion of the module name.

The next part of the name describes whether the module is single-sided or double-sided and a secondary definition of what are the maximum Z-heights of the components on the top and bottom side of the module. Here we have specific Z-height limits that are either 2.0 mm, 1.75 mm, 1.5 mm, 1.35 mm, or 1.2 mm on the top-side and 1.5mm, 1.35 mm, 0.7 mm and 0 mm on the bottom side. The letter S will designate Single-sided and the letter D will designate Double-sided. This will be complimented with a number that designates the specific Z-height combination option.

The last section of the name will designate the mechanical connector key/module key name and the coinciding pin location. These will be designated by a letter from A to M. In cases where the module will have a dual key scheme to enable insertion of the module into two different keyed sockets, a second letter will be added to designate the second mechanical connector key/module key.

Key ID assignment must be approved by the PCI-SIG. Unauthorized Key IDs would render the modules incompatible with the M.2 specification.

Figure 4 on the following page shows an example of module Type 2242 - D2 - B - M.

Module Nomenclature Sample Type 2242-D2-B-M

Type XX XX -	XX – X - X*						
						Pin	Interface
					Α	8-15	2x PCIe x1/USB 2.0/I2C/DP x4
		-	Componer	nt Max Ht (mm)	В	12-19	PCIe x2/SATA/USB 2.0/USB 3.0/HSIC/SSIC/Audio/UIM/I2C/SMBus
		Label**	Тор Мах	Bottom Max	С	16-23	PCIe/M-PCIe/USB 2.0/USB 3.0/SSIC/I2C-SlimBus/UIM/ANTCTL
	Length (mm)	S1	1.2 ⁽¹⁾	0****	D	20-27	Reserved for Future Use
Width (mm)	16	S2	1.35 ⁽¹⁾	0****	Е	24-31	2x PCIe x1/USB 2.0/I2C/SDIO/UART/PCM
12	20	S3	1.5 ⁽¹⁾	0****	F	28-35	Future Memory Interface (FMI)
16	24	S4	1.75 ⁽¹⁾	0****	G	39-46	Generic (Not used for M.2)***
20	26	S5	2.0 ⁽¹⁾	0****	Н	43-50	Reserved for Future Use
22	28	D1	1.2	1.35	J	47-54	Reserved for Future Use
28	30	D2	1.35	1.35	ĸ	51-58	Reserved for Future Use
30	42	D3	1.5	1.35		55-62	Reserved for Future Use
	60	D4	1.5	0.7	M	59-66	PCIe x4/SATA/SMBus
	80	D5	1.5	1.5	IVI	00-00	
	110						

Use ONLY when a double slot is being specified.

★★ Label included in height dimension.

*** Key G is intended for customer use. Devices with this key will not be M.2 compliant. Use at your own risk.

*** Insulating label allowed on connector-based designs

(1) For BGA SSD, Max Height is measured with solder balls collapsed and is valid whether BGA

is located directly on a platform or mounted on a module board

Figure 3. M.2 Naming Nomenclature




Figure 4. Example of Type 2242-D2-B-M Nomenclature

The board is 22 mm x 42 mm, Double-sided with a maximum Z-height of 1.35 mm on both the Top and Bottom, and it has two mechanical connector keys/module keys at locations B and M which will enable it to plug into two types of connectors (Key B or Key M).

Table 1 shows the various options for board configurations as a function of the Socket, Module Function, and Module size.

Type 1216, Type 1620, Type 2024, Type 2226, Type 2228, Type 2828, and Type 3026 are unique as they are Soldered-Down solutions while all the others are connectorized with a PCB Gold Finger layout that coincides with an Edge Card connector. The Soldered-Down solutions do not have mechanical keys and their pinout configuration needs to be specifically called out.

	Soldered-down			Connectorized			
	Туре	Module Height Options	Pinouts Key	Connector Key	Туре	Module Height Options	Module Key
Socket 1	1216	S1, S3	Е	N/A	N/A	N/A	N/A
Connectivity	N/A	N/A	N/A	A, E	1630	S1, D1, S3, D3, D4	A, E, A+E
	2226	S1, S3	Е	A, E	2230	S1, D1, S3, D3, D4	A, E, A+E
	3026	S1, S3	A+E	A, E	3030	S1, D1, S3, D3, D4	A, E, A+E
Socket 2	N/A	N/A	N/A	B, C	3042	S1, D1, S3, D3, D4	B, C
WWAN/ Other	N/A	N/A	N/A	B, C	2242	S1, D1, S3, D3, D4	B, C
Socket 2	N/A	N/A	N/A	В	2230	S2, D2, S3, D3, D5, S4, S5	B+M
SSD/Other	N/A	N/A	N/A	В	2242	S2, D2, S3, D3, D5, S4, S5	B+M
	N/A	N/A	N/A	В	2260	S2, D2, S3, D3, D5, S4, S5	B+M
	N/A	N/A	N/A	В	2280	S2, D2, S3, D3, D5, S4, S5	B+M
	N/A	N/A	N/A	В	22110	S2, D2, S3, D3, D5, S4, S5	B+M
	1620	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
	2024	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
	2228	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
	2828	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
Socket 3	N/A	N/A	N/A	М	2230	S2, D2, S3, D3, D5, S4, S5	M, B+M
SSD Drive	N/A	N/A	N/A	М	2242	S2, D2, S3, D3, D5, S4, S5	M, B+M
	N/A	N/A	N/A	М	2260	S2, D2, S3, D3, D5, S4, S5	M, B+M
	N/A	N/A	N/A	М	2280	S2, D2, S3, D3, D5, S4, S5	M, B+M
	N/A	N/A	N/A	М	22110	S2, D2, S3, D3, D5, S4, S5	M, B+M
	1620	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
	2024	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
	2228	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A
	2828	S1, S2, S3, S4, S5	N/A	N/A	N/A	N/A	N/A

Table 1. Optional Module Configurations

2.3. Card Specifications

There are multiple defined card outlines. Card thickness is fixed at 0.8 mm $\pm 10\%$ with optional increased/decreased XY dimensions so as to incorporate more or less functionality on the board.

For purposes of the drawings in this specification, the following notes apply:

- □ All dimensions are in millimeters (mm), unless otherwise specified
- **\Box** All dimension tolerances are ± 0.15 mm, unless otherwise specified
- □ Insulating material shall not interfere with or obstruct mounting holes or grounding pads
- □ The board/module has a 4 mm tall strip at the lower end of the board intended to support the Gold Finger pads used in conjunction with an Edge Card connector. The Gold Fingers appear on both top and bottom side of the board/module PCB
- □ In some configuration, the board/module has a 3.8 mm strip intended to support RF connectors
- □ All connectorized versions have a mounting/retention screw (half-moon cutout) at the upper end of the board/module used to hold down the board onto the Motherboard or chassis
- □ The remainder of the board area available is intended for Active Components but not limited to this. Encroachment into this area can be done if extra area is needed for additional RF antenna connectors
- The diagrams showing mechanical connector key/module key locations in this document are for example only. Actual Key location/definition is part of the actual module name per the naming convention
- General Tolerance Summary as given in Table 2

Table 2. General Tolerance

	+ Plus	– Minus
PCB Size Tolerance	0.15 mm	0.15 mm
PCB Thickness	0.08 mm	0.08 mm
Bevel Capabilities	0.25 mm	0.25 mm
Drill Capabilities for Module key	0.05 mm	0.05 mm


2.3.1. Card Form Factors Intended for Connectivity Socket 1

2.3.1.1. Type 2230 Specification

The Generic M.2 board/module size used for the majority of the Connectivity solutions such as Wi-Fi+BT type solutions is Type 2230. However, this board size can also accommodate other Multi-Comm and Combo solutions as well.


The Type 2230 board/module is intended to support the multiple Wi-Fi configurations such as 1x1, 2x2, and 3x3. An example of the Type 2230 board/module mechanical outline drawing is shown in Figure 5 and Figure 6.

The Type 2230 board/module uses a 75 position host interface connector and has room to support up to four (4) RF connectors in the upper section. The recommended location and assignment of the four RF connectors is described in section 2.3.7, *RF Connectors*. RF connectors may be placed in other locations on the Type 2230 board/module. In cases where additional RF connectors are needed, they can be added in the active component area and should maintain a minimal distance of 4.5 mm center-to-center to enable manufacturing test interface of the RF connection.



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 5. M.2 Type 2230-S3 Mechanical Outline Drawing Examples



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 6. M.2 Type 2230-D3/S1 Mechanical Outline Drawing Examples

2.3.1.2. Type 1630 Specification


Type 1630 is a smaller M.2 board/module size used for single Comm or more simplistic Comm combo solutions such as Wi-Fi 1x1 or 2x2 + BT only or future multi-comm solutions that can fit in a smaller footprint.

The Type 1630 is a subset of the Type 2230 board with 5.5 mm sliced off along the entire length of the board. Therefore it is inherently limited in the number of RF connections and has a reduced number of pins used in the Host Interface connector. Because the Type 1630 board/module utilizes only the first 57 pin locations (a mechanical key uses 8 pins and the connector uses 49 pins for the host interface), it is limited in its connection capability. Thus it is limited in the number of Comms that can be simultaneously supported on such a board/module.

The mounting hole and the mechanical key are exactly the same as those in the Type 2230 so that in principle the Motherboard Socket can support both Type 2230 and Type 1630.

Note: Board/module Type 1630 is limited to Key ID A thru H only.

An example of the Type 1630 board/module mechanical outline drawing is shown in Figure 7.



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 7. M.2 Type 1630-D3/S3 Mechanical Outline Drawing Examples

2.3.1.3. Type 3030 Specification


Type 3030 is an extended width M.2 board/module size used for more complex Comm combo solutions.

In principle the board is still comprised of three sections:

- □ Host I/F section
- □ RF connector and mounting hole section
- □ Active Component section

The active component section is 8 mm wider making an overall width of 30 mm (instead of the generic 22 mm width). The length remains the same at 30 mm so that it coincides with the other Type xx30 boards/modules.

An example of the Type 3030 board/module mechanical outline drawing is shown in Figure 8. The wider board size will support a greater number of RF connectors. Up to six (6) RF connectors can be populated while maintaining the recommended 4.5 mm center-to-center distances. See section 2.3.7, *RF Connectors* in this document for recommended locations and assignments.



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 8. M.2 Type 3030-S3 Mechanical Outline Drawing Example

2.3.2. Card Form Factors Intended for WWAN Socket 2

2.3.2.1. Type 3042 Specification

Type 3042 is an extended-width M.2 board/module size used for WWAN solutions.


In principle the board is still comprised of three sections:

- □ Host I/F section
- □ RF connector and mounting hole section
- □ Active Component section

The active component section is 8 mm wider making it wider than other board/module alternatives intended for Socket 2 with the same overall length of 42 mm.

An example of the Type 3042 board/module mechanical outline drawing is shown in Figure 9.

The wider board size will support a greater number of RF connectors. Up to six (6) RF connectors can be populated while maintaining the recommended 4.5 mm center-to-center distances. See section 2.3.7, RF Connectors in this document for recommended locations and assignments.



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 9. M.2 Type 3042-S3 Mechanical Outline Drawing Example

2.3.2.2. Type 2242 Specification


Type 2242 is an M.2 board/module size used on Socket 2 and intended to support WWAN solutions. In principle the board is comprised of three sections:

- □ Host I/F section
- □ RF connector and mounting hole section
- □ Active Component section

The active component section is 22 mm wide with the same overall length of 42 mm like the other board/module intended for Socket 2.

An example of the Type 2242 board/module mechanical outline drawing is shown in Figure 10.

The board size supports up to four (4) RF connectors, which can be populated while maintaining the recommended 4.5 mm center-to-center distances. See section 2.3.7, RF *Connectors*, in this document for recommended locations and assignments.



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 10. M.2 Type 2242-S3 Mechanical Outline Drawing Example


2.3.3. Card Form Factor for SSD Socket 2 and 3

2.3.3.1. Type 2230 Specification

Type 2230 is a M.2 board/module size used on Socket 2 and Socket 3. It is intended to support SSD solutions and possibly other PCI Express-based solutions. The board is comprised of two sections:

- □ Host I/F section
- □ Active Component section

The active component section including the mounting-hole area has an overall length of 26 mm topside and 24.8 mm bottom-side when applicable. Figure 11 shows Type 2230 board/module mechanical outline drawing.



Note: For card-edge details, see section 2.3.4, Card PCB Details


Figure 11. M.2 Type 2230-S2/D2 Mechanical Outline Drawing Examples

2.3.3.2. Type 2242 Specification

Type 2242 is a M.2 board/module size used on Socket 2 and intended to support SSD solutions and possibly other PCI Express based solutions. In principle the board is still comprised of two sections:

- □ Host I/F section
- □ Active Component section

The active component section including the mounting hole area has an overall length of 38 mm topside and 36.8 mm bottom side when applicable. Figure 12 shows Type 2242 board/module mechanical outline drawing. The SSD module can take advantage of the Dual Module key scheme to enable this module to plug into two different SSD-capable Sockets (for example; Socket 2 and Socket 3).




Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 12. M.2 Type 2242-D2 Mechanical Outline Drawing Top-side Examples

2.3.3.3. Type 2260 Specification

Type 2260 board/module is primarily intended to support high capacity SSD solutions. Figure 13 shows an example of Type 2260.




Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 13. M.2 Type 2260-D2 Mechanical Outline Drawing Example

2.3.3.4. Type 2280 Specification

This board/module type is primarily intended to support high-capacity SSD solutions. Figure 14 shows an example of board Type 2280.




Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 14. M.2 Type 2280-S2 Mechanical Outline Drawing Example

2.3.3.5. Type 22110 Specification

This board/module type is primarily intended to support high-capacity SSD solutions. Figure 15 shows an example of specific board type(s).



Note: For card-edge details, see section 2.3.4, Card PCB Details

Figure 15. M.2 Type 22110-D2 Mechanical Outline Drawing Example

2.3.4. Card PCB Details

2.3.4.1. Mechanical Outline of Card-Edge

Figure 16, Figure 17, and Figure 18 show typical card-edge mechanical outlines.






Figure 16. Card Edge Bevel









2.3.4.2. Module Keying

Note: Key G is shown for reference only! This Key is allocated for custom use at one's own risk. It is not used for M.2 spec compliant devices

Keying is required to provide configurability as well as preventing incompatible module insertion. See the following figures and tables for dimensional values.

- **Table 3.** Key Location/Pin Block Dimensions for Keys A F
- □ Table 4. Key Location/Pin Block Dimensions for Keys G M
- General Figure 19. Key Detail for Keys A Thru F
- Gibin Figure 20. Key Detail for Keys G Thru M
- □ Figure 21. Dual Key A-E Example
- □ Figure 22. Dual Key B-M Example

The key locations and pin block dimensions for Keys A thru F are listed in Table 3. Table 4 lists Keys G thru M .The key designation identifier should be marked with either Silk Screen, reverse copper etching, or solder mask removal on the Top-side of the module board to the right of the module key, as shown in Figure 19 and Figure 20. The letter size should be at least 1 mm tall.


Table 3.	Key Location/Pin Block Dimensions for Keys A - F
----------	--

	Key ID					
Dimension	Α	В	С	D	Е	F
Q	6.625	5.625	4.625	3.625	2.625	1.625
R	1.50	2.50	3.50	4.50	5.50	6.50
S	14.50	13.50	12.50	11.50	10.50	9.50
Т	1.00	2.00	3.00	4.00	5.00	6.00
U	14.50	13.50	12.50	11.50	10.50	9.50

Table 4.	Key Location/Pin Block Dimensions for Keys G - M
----------	--

	Key ID					
Dimension	G	Н	J	К	L	М
V	1.125	2.125	3.125	4.125	5.125	6.125
w	9.00	10.00	11.00	12.00	13.00	14.00
Х	7.00	6.00	5.00	4.00	3.00	2.00
Y	9.00	10.00	11.00	12.00	13.00	14.00
Z	6.50	5.50	4.50	3.50	2.50	1.50

Two Key designation identifiers should be marked when the module employs a dual module key scheme as shown in Figure 20 and Figure 21 respectively.








Figure 19. Key Detail for Keys A Thru F




Note: See Figure 3 for LENGTH

Figure 20. Key Detail for Keys G Thru M



Note: See Figure 3 for LENGTH

Figure 21. Dual Key A-E Example



Note: See Figure 3 for LENGTH

Figure 22. Dual Key B-M Example

2.3.5. Soldered-down Form Factors

2.3.5.1. Type 2226 Specification

Type 2226 board/module is a soldered-down, single-sided version of Type 2230 board/module. It is therefore assuming the same board technology and silicon package technology. It has an LGA land pattern on the backside instead of the 75 position Host Interface Edge Card gold finger connector. As a result of this, Type 2226 is 4 mm shorter.

To help prevent module-warp, it is recommended to balance the copper area of the PCB layers. The guideline recommendation is for the difference between copper area of mirrored layers (i.e. outer to outer layer, first inner on top to first inner on bottom, etc.) to be equal to or less than 15%.

Figure 23 shows the mechanical outline drawing for board/module Type 2226. The recommended land pattern is given in Figure 24.




Figure 23. M.2 Type 2226-S3 Mechanical Outline Drawing Example




Figure 24. Recommended Land Pattern for Module Type 2226

2.3.5.2. Type 1216 Specification

This board/module type is another single-sided soldered-down solution based on a higher density interconnect technology and a smaller silicon package technology. It has an LGA land pattern on the backside and therefore the size is smaller.

To help prevent module-warp, it is recommended to balance the copper area of the PCB layers. The guideline recommendation is for the difference between copper area of mirrored layers (for example, outer to outer layer, first inner on top to first inner on bottom, etc.) to be equal to or less than 15%.

Figure 25 shows the mechanical outline drawing for board/module Type 1216. The recommended land pattern is given in Figure 26.




Figure 25. M.2 Type 1216-S3 Mechanical Outline Drawing Example




Figure 26. Recommended Land Pattern for Module Type 1216

2.3.5.3. Type 3026 Specification

This board/module type is a single-sided soldered-down version of the Type 3030 board/module and assumes the same board and silicon package technology. It has a unique LGA land pattern on the backside instead of the 75 position Host Interface Edge Card gold finger connector. This LGA pattern can accommodate a Type 2226 module as a drop-in replacement located at the center with two sets of LGA pads along the sides that cover the entire 3026 module size. Like the Type 2226 module, the module size is also 4 mm shorter than the Edge Card gold finger version.

To help prevent the module from warping, it is recommended to balance the copper area of the PCB layers. The guideline recommendation is for the difference between copper area of mirrored layers (for example; outer-to-outer layer, first inner on top to first inner on bottom, etc.) to be equal to or less than 15%.

Figure 27 shows the mechanical outline drawing for board/module Type 3026. See Figure 28 for more detailed information. The recommended land pattern is given in Figure 29.




Figure 27. M.2 Type 3026-S3 Mechanical Outline Drawing Example

PCI Express M.2 Specification Revision 1.1, March 7, 2016




Figure 28. M.2 Type 3026-S3 Mechanical Outline Drawing Details Example




Figure 29. Recommended Land Pattern for M.2 Type 3026

2.3.6. Soldered-Down Form Factors for BGA SSDs

Following different sizes are defined for the soldered-down BGA SSDs:

- **□** Type 1620
- □ Type 2024
- □ Type 2228
- □ Type 2828

All these types are soldered-down and single-sided. They have a BGA land pattern on the backside.

To help prevent module-warp, it is recommended to balance the copper area of the PCB layers. The guideline recommendation is for the difference between copper area of mirrored layers (for example, outer-to-outer layer, first inner on top to first inner on bottom, etc.) to be equal to or less than 15%.

The target differential impedance of the PCIe and SATA signals on the package is 85Ω . Differential coupling from other signals must be reduced to ensure signal integrity of the differential pair.

2.3.6.1. Type 1620 Specification

BGA package sizes of 2024, 2228, and 2828 contain the common core ball map of Type 1620. The larger packages of Type 2024, Type 2228 and Type 2828 have retention balls in addition to the core Type 1620 ball map.

Figure 30 shows the mechanical outline drawing for BGA Type 1620 and Figure 31 shows a recommended land pattern for Type 1620 package. The dimensions shown in Figure 31 are nominal.




Figure 30. M.2 Type 1620-S5 Mechanical Outline Drawing Example





Figure 31. Recommended Land Pattern for M.2 Type 1620 BGA (Top View)

2.3.6.2. Type 2024 Specification

Figure 32 shows an example of the M.2 Type 2024-S5 mechanical outline drawing and Figure 33 shows a recommended land pattern for the Type 2024 package (dimensions shown in this figure are nominal).









Figure 33. Recommended Land Pattern for M.2 Type 2024 BGA (Top View)

2.3.6.3. Type 2228 Specification

Figure 34 shows an example of the M.2 Type 2228-S5 mechanical outline drawing and Figure 35 shows the recommended land pattern for Type 2228 package (dimensions shown in this figure are nominal).








Figure 35. Recommended Land Pattern for M.2 Type 2228 BGA (Top View)

2.3.6.4. Type 2828 Specification

Figure 36 shows an example of the M.2 Type 2828-S5 mechanical outline drawing and Figure 37 shows the recommended land pattern for Type 2828 package (dimensions shown in this figure are nominal).




Figure 36. M.2 Type 2828-S5 Mechanical Outline Drawing Example




Figure 37. Recommended Land Pattern for M.2 Type 2828 BGA (Top View)

2.3.7. RF Connectors

The top end of the wireless module board area is the preferred location for the RF connectors. However, other areas can be used in cases that this area is not enough at the expense of the component area (Figure 38).

The standard 2x2 mm size RF receptacle connectors (Figure 39) to be used in conjunction with the M.2 boards/modules will accept two types of mating plugs that will meet a maximum Z-height of 1.45 mm (Figure 40) utilizing a \emptyset 1.13 mm coax cable or a maximum Z-height of 1.2 mm using a \emptyset 0.81 mm coax cable (Figure 41). Figure 42 shows the antenna connector designation scheme.




Figure 38. Board Type 2230 Antenna Connector Designation Scheme




Figure 39. Generic 2x2 mm RF Receptacle Connector Diagram

PCI Express M.2 Specification Revision 1.1, March 7, 2016




Figure 40. Mated Plug for Ø 1.13 mm Coax Cable




Figure 41. Mated Plug for Ø 0.81 mm Coax Cable




Figure 42. Antenna Connector PCB Recommended Land Pattern

Note: An optional Non-Plated Through Hole may be placed at the center of the land pattern for improved performance, enforcement of a trace Keep Out Zone and/or mechanical alignment. Example shown in Figure 28.

The minimum requirements for the RF Connector are listed in Table 5 through Table 8.

- □ Table 5. RF Connector Physical Characteristics
- □ Table 6. RF Connector Mechanical Requirements
- □ Table 7. RF Connector Electrical Requirements
- □ Table 8. RF Connector Environmental Requirements

Table 5. RF Connector Physical Characteristics

Characteristic	Description
Receptacle Physical Outline	2 x 2 x 0.60 mm
Receptacle OD	1.5 mm
Housing Material	High Temperature Plastic
Flammability	UL 94-V0
Contact Material	Copper Alloy/Gold Plating
Ground Contact Material	Copper Alloy/Gold Plating

Table 6.RF Connector Mechanical Requirements

Description	Standard Requirement	Improved Requirement	
Mating force	30 N Maximum		
Un-mating force	5 N Initial, 3 N Minimum after 30 cycles, 20 N Maximum		
Cable Retention at 0 Degree Pull (Parallel to PCB)	5 N Minimum	20 N Minimum (Ø 1.13 mm wire) 10 N Minimum (Ø 0.81 mm wire)	
Cable Retention at 30 Degree Pull (PCB to Cable Angle)	Not Recommended	10 N Minimum	
Durability (# of mating cycles)	30 cycles (Con	tact Resistance-20 m Ω)	
Receptacle Shearing Strength	20 N Minimum		
Vibration	No momentary disconnections of 1 µs Minimum		

Table 7.	RF Connector Electrical Requirements
----------	--------------------------------------

Description	Requirements		
Voltage Rating	60 V AC		
Current Rating	1.0 A Maximum		
Impedance	50 Ω		
Receptacle VSWR- 100 MHz to about ~3 GHz ⁽¹⁾	1.3 Maximum		
Receptacle VSWR- 3 GHz to ~6 GHz ⁽¹⁾	1.45 Maximum		
Optional Enhanced Frequency Receptacle VSWR- 3 GHz to ~12 GHz ^(1,2)	2.0 Maximum		
Contact Resistance	Inner: 20 m Ω Maximum		
	Outer: 20 m Ω Maximum		
	Initial: 20 m Ω Maximum		
Dielectric Withstanding Voltage	200 V AC for one minute		
Insulation Resistance	500 m Ω for one minute at 100 V DC		
Note: ⁽¹⁾ The VSWR of the receptacle is measured dif (see Section 6.4).	ferently than the VSWR of the mating plug		
⁽²⁾ The optional Enhanced frequency performance to 12 GHz to be provided upon specific request.			

Table 8.RF Connector Environmental Requirements

Description	Requirement
Operating Temperature Range	-40°C to +85°C
Humidity	90%
Soldering Heat Resistance	Lead Free Reflow up to 260°C peak for 10 s
RoHs Compliant/Halogen Free	Must be compliant

2.3.7.1. Socket 1 and 2 RF Connector Pinout

The RF Connector area will allow two (2), three (3), four (4), or six (6) RF connectors to be placed as a function of the board Type:

- □ Type 22xx can support up to four RF Connectors
- □ Type 1630 can support up to two RF Connectors
- □ Type 30xx can support up to six RF Connectors
- □ Type 1216 can support up to three RF Connectors

To remain consistent with the Host I/F pin order, the RF connectors are labeled ANT0, ANT1, ANT2, ANT3, ANT4, and ANT5 from right to left. The recommended antenna function allocation is given in Table 9.

Туре	ANT5	ANT4	ANT3	ANT2	ANT1	ANT0
Socket 1 WiFi+BT (Type 1630)	N/A	N/A	N/A	WiFi1	WiFi2+BT	N/A
Socket 1 WiFi+BT+Other (Type 2230, 3026, 3030, 2226)	N/A	Other Comm (when applicable)	WiFi3 (when applicable)	WiFi1	WiFi2+BT	N/A
Socket 2 (Key B) WWAN+GNSS (Type 2242, 3042)	N/A	VENDOR DEFINED	VENDOR DEFINED	VENDOR DEFINED	VENDOR DEFINED	N/A
Socket 2 (Key C) WWAN+GNSS (Type 2242, 3042)	VENDOR DEFINED	WWAN Main	VENDOR DEFINED	GNSS (Dedicated)	WWAN AUX and GNSS (when shared)	VENDOR DEFINED
Туре 1216	N/A	N/A	VENDOR DEFINED	VENDOR DEFINED	VENDOR DEFINED	N/A

Table 9. Recommended Antenna Function Allocation Table

Note: Actual RF connector functions to be defined by vendor ←→customer if not using the recommended allocations in this table.

ANT0 and ANT5 are an expansion of the basic four antenna connections (ANT1-ANT4) when the board is 30 mm wide.

The recommended Wi-Fi antenna port assignment implies that the main Wi-Fi antenna port (for example; Wi-Fi 1x1) would use ANT2 and listed as WiFi1. When Wi-Fi expands to a 2x2 configuration, it should share the antenna port with the BT using ANT1. This is listed as WiFi2+BT. In extended Wi-Fi 3x3 solutions, the third antenna port used is ANT3 and this is listed as WiFi3. Other Comms should use ANT4 when more complex wireless Combo solutions are implemented.

Figure 43 and Figure 44 show Socket 1 Type 2230 and 3030 RF connector assignment recommendations.

 \bigcirc

ANT

3X 1.90

t







Figure 43. Socket 1 Type 2230 RF Connector Assignment Recommendation









GENERAL TOLERANCE IS ±0.15

Antenna	Interface
0	N/A
1	WiFi/Blue Tooth
2	WiFi Main
3	WiFi Aux 1
4	Other Wireless
5	N/A

Figure 44. Socket 1 Type 3030 RF Connector Assignment Recommendation

Socket 2 Key B Type 2242 and Type 3042 RF connector assignment recommendations are vendorspecific. The Socket 2 Key C Type 2242 and Type 3042 RF connector assignment recommendation are listed in Table 9 and can be seen in Figure 45.





GENERAL TOLERANCE IS ±0.15

Antenna	Key B	Key C
0	Vendor Specific	Vendor Specific
1	Vendor Specific	WWAN Aux
2	Vendor Specific	GNSS
3	Vendor Specific	Vendor Specific
4	Vendor Specific	WWAN Main
5	Vendor Specific	Vendor Specific

Figure 45. Socket 2 Type 2242/3042 RF Connector Assignment Recommendation

2.4. System Connector Specifications

The card interconnect is based on a 75 position Edge Card connector. The 75 position connector is intended to be keyed so as to distinguish between families of Host Interfaces and the various Sockets used in NB/very thin platforms and Tablet platforms. This specification document makes provision for the following three Socket families:

- Connectivity Socket 1
- □ WWAN/SSD/Other Socket 2
- SSD Drive Socket 3

In order to accommodate various product Z-height limitations, there will be generic types of Edge Connectors in multiple height variants designated below:

- □ M1.8 Mid-mount (1.80 Max Ht.) For very low profile platforms
- □ H2.3 Top-side Single-sided (2.25 mm Max Ht.) Connector
- □ H2.5 Top-side Single-sided (2.45 mm Max Ht.) Connector
- □ H2.8 Top-side Double-sided (2.75 mm Max Ht.) Connector
- □ H3.2 Top-side Double-sided (3.20 mm Max Ht.) Connector
- □ H4.2 Top-side Double-sided (4.20 mm Max Ht.) Connector

Note: This list of connector options is not exclusive; other connector designs are allowable per market needs, however they must meet normative mechanical and electrical requirements contained within this document.

Table 10 lists the module types supported by the different connector types.

Table 10. Connector/Module Type Supported Matrix

		Component Height Descriptors									
	Description	S 1	S2	S 3	S4	S5	D1	D2	D3	D4	D5
M1.8	Mid-mount Connector	\checkmark	\checkmark	✓	✓	✓	√ *				
H2.3	Single-sided (2.25 Max Ht.) Connector	✓	✓	✓	✓	✓					
H2.5	Single-sided (2.45 Max Ht.) Connector	\checkmark	✓	✓	✓	✓					
H2.8	Double-sided (2.75 Max Ht.) Connector	\checkmark	✓	✓	✓	✓				✓	
H3.2	Double-sided (3.2 Max Ht.) Connector	\checkmark	✓	~	✓	✓	✓	✓	✓	✓	
H4.2	Double-sided (4.2 Max Ht.)	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark	\checkmark
Note: *System clearance will have to be evaluated.											

The Hx naming convention along with the mechanical Key letter enables easy recognition of the required connector through simple nomenclature; as shown in the following example:

M.2 Connector H2.3-E-Opt1

- □ H2.3 designates the connector height; in this case the height supports a Single-sided solution (2.25 Max Ht.).
- **E** designates Key E.
- □ **Opt1** designates the durability level, the minimum number of insertion/extraction cycles, in this case a minimum of 25 (see the Durability line item in Table 12).

This Hx descriptor also aligns with the coinciding Standoff descriptor described in the Section 2.5.

2.4.1. Connector Pin Count

The connector has 75 positions. However, eight positions are used for each connector key so the pin count is 67 pins.

2.4.2. Contact Pitch

The contact pitch is 0.5 mm. The connector will have two rows of pins, top and bottom. The bottom row is staggered by 0.25 mm from the top row.

2.4.3. System Connector Parametric Specifications

Table 11, Table 12, and Table 13 specify the requirements for physical, environmental, and electrical performance for the M.2 connector.

Table 11. Connector Physical Requirements

Description	Requirement
Connector Housing	UL rated 94-V-0 Must be compatible with lead-free soldering process
Contact: Receptacle	Copper alloy with Gold Plating sufficient to meet all mechanical and environmental requirements
Contact Finish : Receptacle	Must be compatible with lead-free soldering process

Test Conditions	Specification
Durability	EIA-364-9;
	Option 1 - 25 cycles,
	Option 2 - 60 cycles.
	Upon completion of cycles the sample must meet all visual and electrical performance requirements.
Insertion Force	Insertion Force-25 N (2.04 KgF, 1 Newton = 1 Kg*m/s ²) maximum EIA-364-13, Method A
Shock	• 250 G (Notebook) and 285 G (Tablet)
	At 2 ms half sine
	• On all six (6) axis
Vibration	EIA-364-1000 Test group 3, EIA-364-28
Operating Temperature	-40°C to 80°C
Environmental Test Methodology	EIA-364-1000 Test Group 1, 2, 3, and 4
Useful Field Life	Three years

Table 12. Connector Environmental Requirements

Table 13. Connector Electrical Requirements

Description	Requirement
Low Level Contact	EIA-364-23
Resistance	• 55 m Ω maximum (initial) per contact
	 20 mΩ maximum change allowed
Insulation Resistance	EIA-364-21
	• >5 x 108 Ω @ 500 V DC
Dielectric Withstanding	EIA-364-20
Voltage	 >300 V AC (RMS) @ Sea Level
Current Rating	0.5 A/Power Contact (continuous)
5	• The temperature rise above ambient shall not exceed 30°C.
	• The ambient condition is still air at 25°C.
	• EIA-364-70 Method 2
Voltage Rating	50 V AC per Contact

2.4.4. Additional Environmental Requirements

The connector must meet RoHS (no exceptions) and Low Halogen compliance.

2.4.5. Card Insertion

- □ Angled insertion is allowable and preferred; intent is to minimize the insertion/extraction force. The minimum of angle of insertion is 5° (Figure 46)
- □ Minimum two step insertion is desirable; intent is to minimize the insertion/extraction force.





Figure 46. Angle of Insertion

2.4.6. Point of Contact Guideline

The signal integrity and mechanical requirements yield a starting point for the point of contact to module Gold Finger relationship. The range for the upper point of contact measured from the seating plane should be between 0.8 mm to 1.3 mm and the range for the lower point of contact should be between 0.9 mm to 2.2 mm. (see Figure 47, Point of Contact).

Notwithstanding the aforementioned, the actual mechanical relationship between connector and module within a system is controlled by the platform implementer. Therefore platform implementers should pay attention to all elements of positioning connector and module to assure a proper mated condition.



Note: Connector design and contact shape are generic and infers no design intent beyond the dimensioned contact point.

Figure 47. Point of Contact

2.4.7. Top-side Connection


2.4.7.1. Top-side Connector Physical Dimensions

The top-side scheme has two connectors that share a common footprint but have a different stackup requirement (see section 2.4.7.3, Top-side Connection Stack-up, for more detail)

□ Length—22 mm maximum including land pattern

□ Width—9.1 mm maximum including land pattern

Figure 48 shows the top-side connector dimensions.



Height	A (MAX)	B (MAX)
H2.3	2.25	0.41
H2.5	2.45	0.61
H2.8	2.75	0.89
H3.2	3.20	1.54
H4.2	4.20	2.54






Figure 48. Top-side Connector Dimensions

2.4.7.2. **Top-side Connection Total System Length**

The maximum total solution is constrained to module length plus the following increases:

- □ The additional increase in length is 7.05 mm maximum for top-side connector to the module length (Figure 49).
 - The retention screw adds 2.75 mm maximum.
 - The maximum extension, including land pattern beyond the module leading edge is 4.3 mm.
- □ Module lengths are 30 mm, 42 mm, 60 mm, 80 mm, and 110 mm.



Note: The retention screw and stand-off are required for mechanical hold down and potential thermal path (see section 2.5, Module Stand-off for an example).

Figure 49. Top Mounting System Length

2.4.7.3. Top-side Connection Stack-up

2.4.7.3.1. Single-sided Module (Using H2.3 Connector)

Total solution above the main board varies based on the maximum component height on the module. Figure 50, Figure 51, and Figure 52 show the profiles based on three single-sided maximum component heights; 1.2 mm, 1.35 mm, and 1.5 mm. The maximum RSS given is calculated from the top of the main board to the top of the module.




Figure 50. H2.3-S1 - Stack-up Top Mount Single-sided Module for 1.2 Maximum Component Height




Figure 51. H2.3-S2 - Stack-up Top Mount Single-sided Module for 1.35 Maximum Component Height




Figure 52. H2.3-S3 - Stack-up Top Mount Single-sided Module for 1.50 Maximum Component Height

2.4.7.3.2. Single-sided Module (Using H2.5 Connector)

Total solution above the main board varies based on the maximum component height on the module. Figure 53, Figure 54, and Figure 55 show the profiles based on three single-sided maximum component heights; 1.2 mm, 1.35 mm, and 1.5 mm. The maximum RSS given is calculated from the top of the main board to the top of the module.




Figure 53. H2.5-S1 - Stack-up Top Mount Single-sided Module for 1.20 Maximum Top-side Component Height and with Higher Clearance above Motherboard




Figure 54. H2.5-S2 - Stack-up Top Mount Single-sided Module for 1.35 Maximum Top-side Component Height and with Higher Clearance above Motherboard




Figure 55. H2.5-S3 - Stack-up Top Mount Single-sided Module for 1.5 Maximum Top-side Component Height and with Higher Clearance above Motherboard

2.4.7.3.3. Double-sided Module (Using H2.8, H3.2 and H4.2 Connector)

Total solution above the main board varies based on the maximum component height on the module. Figure 56, Figure 57, Figure 58, Figure 59, and Figure 60, show the profiles based on three top-side maximum component heights; 1.2 mm, 1.35 mm, and 1.5 mm. The bottom-side components maximum height is 1.50mm, 1.35 mm or 0.70 mm. The maximum RSS given is calculated from the top of the main board to the top of the module.




Figure 56. H2.8-D4 - Stack-up Top Mount Double-sided Module for 1.5 Maximum Top-side Component Height with 0.7 Maximum Bottom-side Component Height




Figure 57. H3.2-D1 - Stack-up Top Mount Double-sided Module for 1.20 Maximum Top-side Component Height




Figure 58. H3.2-D2 - Stack-up Top Mount Double-sided Module for 1.35 Maximum Top-side Component Height




Figure 59. H3.2-D3 - Stack-up Top Mount Double-sided Module for 1.5 Maximum Top-side Component Height




Figure 60. H4.2-D5 - Stack-up Top Mount Double-sided Module for 1.5 Maximum Top-side Component Height with 1.5 Maximum Bottom-side Component Height

2.4.7.4. Top-side Connector Layout Pattern

The layout footprint of the Top Mount Host I/F Edge Card Slot connector on the platform side Mother Board is shown in Figure 61. The land pattern includes all 75 pads although only up to 67 pads will be routed out while eight (8) pads will be redundant as they are located where the Mechanical Key is located. Figure 61 shows the eight redundant pads of Key B as faded.





Figure 61. Example of Top Mount Motherboard Land Pattern Diagram - Key B Shown


2.4.8. Mid-mount Connection (Using M1.8 Connector)

2.4.8.1. Mid-mount Connector Physical Dimensions

□ Length-24 mm maximum including land pattern (Figure 62)

□ Width-9.5 mm maximum including land pattern





PCI Express M.2 Specification Revision 1.1, March 7, 2016

2.4.8.2. Mid-mount Connection Total System Length

The maximum total solution is constrained to module length plus the following increases (see Figure 63):

- □ The additional increase in length is 9.05 mm for top-side connector to the module length.
 - The retention screw adds 2.75 mm maximum.
 - The maximum extension, including land pattern beyond the module leading edge is 6.3 mm.
- □ Module lengths are 30 mm, 42 mm, 60 mm, 80 mm, and 110 mm.





Figure 63. Mid-mount (In-line) System Length

2.4.8.3. Mid-mount Connection Stack-up

2.4.8.3.1. Single-sided Module

Total solution above the main board varies based on the maximum component height on the module. Figure 64, Figure 65, and Figure 66 show the profiles based on three single-sided maximum component heights; 1.2 mm, 1.35 mm, and 1.5 mm. The maximum RSS given is measured from the top of the main board to the top of the module. Also given is the maximum RSS as calculated from the bottom of the main board to top of the module.





1.5 Maximum Component Height

2.4.8.3.2. Double-sided Module

Total solution above the main board varies based on the maximum component height on the module. Figure 67 through Figure 71 show the profiles based on three top-side maximum component heights; 1.2 mm, 1.35 mm, and 1.5 mm. The bottom-side components maximum height is 1.5 mm, 1.35 mm, or 0.7mm. The maximum RSS given is calculated from the top of the main board to the top of the module.




Figure 67. Stack-up Mid-mount (In-line) Double-sided (D1) Module for 1.2 Maximum Top-side Component Height




Figure 68. Stack-up Mid-mount (In-line) Double-sided (D2) Module for 1.35 Maximum Top-side Component Height




Figure 69. Stack-up Mid-mount (In-line) Double-sided (D3) Module for 1.5 Maximum Top-side Component Height




Figure 70. Stack-up Mid-mount (In-line) Double-sided (D4) Module for 1.5 Maximum Top-side Component Height




Figure 71. Stack-up Mid-mount (In-line) Double-sided (D5) Module for 1.5 Maximum Top-side and Bottom-side Component Height

2.4.8.4. Mid-mount Connector Layout Pattern

The layout footprint of the Mid-mount Host I/F Edge Card Slot connector on the platform side Mother Board is shown in the Figure 72. The land pattern includes all 75 pads although only up to 67 pads will be routed out while eight pads will be redundant as they are located where the Mechanical Key is located. Figure 72 shows the eight redundant pads of Key B as faded.




Figure 72. Example of Mid-mount Motherboard Land Pattern Diagram – Key B Shown

2.4.9. Connector Key Dimension

The width of the key is shown in Figure 73.




Figure 73. Connector Key

2.4.9.1. Host Connector Keying

The generic 75 position edge card connector on the mother board side will incorporate a mechanical keying scheme to enable mating with only a matching keyed module. The mechanical key uses up eight pin locations (four on the top-side and four on the bottom-side). The generic 75-pin connector is able to accommodate 12 different mechanical Keys that are designated by a *Letter*. Each such Keyed connector will have 67 usable pins available but at alternate pin locations within the generic 75 pin locations.

The Mechanical Key mechanism will enable the following:

- □ Each Socket on the Motherboard with a different mechanical key location to signify a different pinout and functionality of that particular socket
- To prevent wrongful insertion of an incompatible module into a wrong Socket connector on the Motherboard. Including the potential module inversion. This is required for Safety reasons
- □ Multiple module key schemes that will enable insertion into more than one Socket

Mechanical keyed connectors that have their key locations within the first 49 pins (A, B, C, D, E, F, G, and H) can also accommodate the smaller 49 pin versions of the M.2 form factors like the Type 1630 board/module size. These smaller modules, which probably contain less content and require the reduced pin count, could still be plugged into the same Motherboard keyed socket as their larger counterparts but enable module vendors a cost saving opportunity in the form of a smaller module for such simplistic solutions.

Figure 74 shows the relative location of the Mechanical Keys along the 75 positions. The Green and Blue marked areas are the locations of a reversed board showing that they do not coincide with the upright location of Keys. By assigning Key locations and making sure they are not interchangeable (upright or reversible), we end up with 12 distinct Keys.




Figure 74. M.2 Connector Keying Diagram

This Connector Key/ Module Key system can enable some unique solutions in the form of a Dual Module key scheme. In such cases, a module with dual module keys would be able to plug into two different Keyed Connectors. But single module key modules intended for specific connector key would not be interchangeable. An example can be seen in Figure 75.




Figure 75. Dual Module Key Scheme Example

Such a scheme could potentially be used to enable some modules to be plugged into two differently keyed connectors. For example, an SSD Cache module that incorporates a dual module key could be plugged into the WWAN/SSD/Other Socket 2 and also be plugged into a dedicated SSD Drive Socket 3. More details of such an example will be shown in the different Socket pinout section. This scheme is not limited to this example and can be implemented in those cases where the pinouts supported are able to support this sort of scheme.

2.5. Module Stand-off

The modules will need a mechanical retention at the end of the board. The module specifies a 5.5 mm diameter Keep-out zone at the end for attaching a screw. This section provides a guideline for using a M2 x 0.4 mm screw with a shoulder stand-off and a M3 x 0.5 mm screw. The guideline for the stand-off on the main board is recommending soldering down and assumed that the top-sided connectors are utilized. Alternatives are acceptable. The system will have to define the stand-off for utilizing the Mid-mount connectors.

2.5.1. Recommended Main Board Hole

The recommended plated-hole sizes for the main board are:

- Drill size 4.3 mm
- **\Box** Finish size 4.2 ± 0.075 mm
- □ Pad size 6.5 mm

2.5.2. Electrical Ground Path

The module Stand-off and mounting screw also serve as part of the module Electrical Ground path. The Stand-off should be connected directly to the ground plane on the platform. So that when the module is mounted and the mounting screw is screwed on to hold the module in place, this will make the electrical ground connection from the module to the platform ground plane.

2.5.3. Thermal Ground Path

The stand-off must provide a Thermal Ground Path. The design requirements for thermal are a material with a minimum conductivity of 50 watts per meter Kelvin and surface area of 22 Sq mm (Figure 76).




Figure 76. Mid-mount Module Mounting Interface

Top mount connectors will typically be complimented with a top mount stand-off. There are different types of stand-offs to coincide with the different height connectors as shown in the following figures:

- □ Figure 77. Single-sided Top Mount Solder-down Stand-off
- □ Figure 78. Elevated Single-sided Top Mount Solder Stand-off
- □ Figure 79. Low Profile Double-sided Top Mount Solder-down Stand-off
- □ Figure 80. Double-sided Top Mount Solder-down Stand-off
- □ Figure 81. Elevated Double-sided Top Mount Solder-down Stand-off




Figure 77. Single-sided Top Mount Solder-down Stand-off






Figure 78. Elevated Single-sided Top Mount Solder Stand-off








Figure 80. Double-sided Top Mount Solder-down Stand-off




Figure 81. Elevated Double-sided Top Mount Solder-down Stand-off

2.5.4. Stand-off Guidelines

Figure 82 and Figure 83 provide a guideline for stand-offs for top-sided connectors.

2.5.4.1. Stand-off Guidelines Option 1

A flat stand-off is a board-level SMT component (Figure 82) and has a 3 x 0.5 thread. The height of the stand-off is determined by what connector is used (see Table 14).




Figure 82. Flat Stand-off

Table 14. Stand-off Height Descriptor Table

Connector Height Descriptor	L1	L2
H2.3	0.35 ± 0.03	
H2.5	0.55 ± 0.03	
H2.8	0.80 ± 0.03	0.80 ± 0.03
H3.2	1.45 ± 0.03	1.45 ± 0.03
H4.2	2.45 ± 0.03	2.45 ± 0.03

Notes:

- Polymide patch required for vacuum pick-up
- Minimum thermal conductivity of 50 W/(mK) or greater
- Material = Steel
- Finish = Matte tin, 1.2 microns minimum average
- Tape and reel

2.5.4.2. Stand-off Guidelines Option 2

A shoulder stand-off is a board-level SMT component (Figure 83) that has a $2 \ge 0.4$ thread. The height of the stand-off is determined by what connector is used (see Table 14).

Note: For a single-side connector, the shoulder stand-off is not recommended due to the insertion being nearly horizontal. The shoulder could make insertion/removal of the module difficult due to clearing the cut-out.




Figure 83. Shouldered Stand-off

2.5.5. Screw Selection Guideline

Screw selection consideration should be made according to the usage model. The tolerances of the connector, module and stand-off allow for a gap to exist between the seating plane and the contact, see Figure 84.





Figure 84. Screw Guidelines

2.5.5.1. Option 1, Wafer-head Style M3 Screw

Option 1 provides the guidelines for a wafer-head style M3 screw (Figure 85). In using this screw type, the operator must be made aware that fully seating the module is required prior to securing the screw. The length is to be determined by the system design; 2 mm length supports all stand-off listed in Table 14





2.5.5.2. Option 2, M3 Screw with Tapered Shaft

Option 2 provides the guidelines for a wafer-head style M3 screw (shown in Figure 86) with a tapered shaft. In using this screw type, the taper shaft acts as a mechanical guide to minimize the gap. The length is to be determined by the system design; 2 mm length supports all stand-off listed in Table 14.





Figure 86. M3 Screw with Tapered Shaft

2.5.5.3. Option 3, Wafer-head Style M2 Screw

Option 3 provides the guidelines for a wafer-head style M2 screw (shown in Figure 87). This screw is intended for use only with the shouldered stand-off. It is not recommended to be used alone as the cut-out size provides a strong potential of not seating properly. The length is to be determined by the system design; 2 mm length supports all stand-off listed in Table 14




M2 SCREW-PHILLIPS DRIVE WAFER HEAD STYLE (USED WITH SHOULDER STAND 0FF)

Figure 87. Wafer-head Style M2 Screw

2.5.5.4. Option 4, Flat-head Style M3 Screw

Option 4 provides the guidelines for a flat-head style M3 screw (shown in Figure 88). In using this screw type the taper shaft acts as a mechanical guide to minimize the gap. Caution should be taken not to over torque the screw as it could damage the barrel on the plated cut-out. This screw does offer a low cost standard option providing a mechanism to mechanically control the gap. The length is to be determined by the system design; 2 mm length supports all stand-off listed in Table 14.



M3 SCREW-PHILLIPS DRIVE FLAT HEAD STYLE

Figure 88. Flat-head Style M3 Screw

2.6. Thermal Guidelines for the M.2

The following thermal guidelines are intended to provide guidance to system designers and module designers using M.2 modules. The thermal dissipation capability of any component or module is a function of the surrounding thermal environment. This guideline gives direction on assessing power dissipation capability for generic modules in certain classes of systems when no special thermal enhancement is applied to the module. It also gives module placement advice, although this advice should be considered informative rather than normative.

No specific maximum dissipation limits are given, as these limits are strongly system, use case, and system skin temperature dependent.

2.6.1. Objective

Establish dissipation response of modules, Thermal Design Power.

- □ By *generic* system environment (various categories defined; many assumptions)
- □ By card component type (generic packages, power maps defined)
- □ In presence of steady state dissipation in the rest of the system (use cases)

Based on limiting factors:

- Skin (exterior surface of casing) or display temperature limits OR
- Die maximum temperature, if this limit is reached first

2.6.2. Introduction to Thermal Management

This section addresses some of the key concepts for module thermal management. Because the connector forms a primary heat path to the main system board, thermal conditions on this board will provide a *background* temperature to an unpowered module. Powering the module increases its temperature as well as that of the surroundings: not only the board on which the connector is mounted but also nearby elements such as system casing, display if present, batteries, and keyboard.

2.6.2.1. Thermal Design Power Definition

The definition of Thermal Design Power (TDP) is worst case average dissipation over a time duration. The time scales for fan systems are in the one minute range. The time scales for fanless systems are in the three minute range. Die thermal time constants are on the order of milliseconds, while power transients occur over even shorter time durations. However, since the thermal mass of the surrounding system is significant, the longer response time is of interest.

Note that this longer time scale dissipation is quite different from the maximum power, or even *normal* power drawn by the module, as these tend to occur on a duty cycle with much shorter time scales than the Thermal Design Power. In addition, any power sent out through an antenna would subtract from the electrical power. The thermal design power is therefore always less than the maximum electrical power.

2.6.2.2. Skin Temperature Definition

For compact, portable systems, most of all the system's exterior surfaces (*casing* or *skin*) may be touched by the user. There are safety limits that apply to such surfaces, but the user's perception of *hot* is far lower than these safety limits. The perception is highly subjective and a matter of individual preference. Therefore, it is important for the system criteria to include a target temperature for various areas of the outer surface, and the conditions under which these should be met (ambient temperature, system activity, system orientation, area of system, size of hot spot, and so on). Some examples are given in this document, but these are intended only as examples and are not intended to cover the complete range of all possibilities. Careful consideration of the intended user and environment is imperative.

Note that although the system's exterior housing is often called *skin*, this refers only to the casing material and not to the human skin that may be touching it. In fact, the act of touching the casing may change its temperature. The *perception* of temperature is less a matter of actual temperature than a question of the heat rate into the sensors embedded in human skin. This phenomenon is common in real life; for example, the perception of *hot* by a young child is very different from the perception by calloused or older hands. The perception aspect of the surface temperature leads to a variety of limit definitions.

2.6.2.3. Unpowered M.2 Module Temperature

The "background" or unpowered module temperature is a function of motherboard *source* power, system environments, and other dissipation distributed around the system. This adiabatic or unpowered temperature is the **starting point for thermal ramp** as module switches from off or idle (~ 0 W) to powered. Skin temperatures in the vicinity of the module should be below the desired limits when the module is in this state.

Other characteristics of the unpowered module temperature are that it is nearly linear with **system power**; it is *specific to the individual system* (motherboard heat distribution, proximity of modules to other heat sources, cooling parameters, etc.); and the module's own dissipation also raises temperatures of neighboring modules, motherboard, and system skin. These surrounding temperature increases are also roughly linear with **module power**, and vary with module characteristics (size, heat distribution, heat paths to surroundings) and are also specific to individual system design parameters. Therefore, these characteristics should be quantified for each system design. By extension, the results given in this document are meant to provide only an example of the approach to determining the dissipation response of modules.

2.6.2.4. System Skin Temperature—Fan-based System

In a system that includes a fan, major heat sources are cooled by a thermal solution if needed and a fan. The air flow path is determined by vent placement, fan speed, obstructions, and so on. The cooling strategy should seek to maximize air flow for a given fan speed by reducing the pressure drop though the air path. As a general rule, sources of pressure drop that do not also accomplish a cooling task should be avoided as much as possible.

As skin temperature is a local heat density effect, it is important to flush air through the gap between skin and the module. This will not completely prevent the module heating the skin, but allows more of the module heat to be exhausted from the system without having to pass through the casing. The module dissipation limit depends on air speed, but the air speed depends on the gap size, vent placement, fan speed, and other parameters in the flow path both upstream and downstream.

Another approach to reducing skin temperature over modules is to include a long, narrow vent between high heat areas and the module. The vent can act as a thermal break for the module, but it will reduce the area of outer casing available for cooling the high heat components.

In some systems, the fan flow rate is severely restricted by the proximity of the system casing or other elements. The fan's inlet side is obstructed by the resulting narrow gap, and this may alter the fan's characteristic curve from published data. Therefore, care should be taken to evaluate the true fan flow rate as installed in the system. In such systems, the low fan flow will exhaust proportionately less heat, leaving the remainder to pass through the casing as for fanless systems, below.

2.6.3. System Skin Temperature—Fanless System

All heat dissipated inside the system, by any heat source, must pass *through* the casing (which has minimal temperature gradient through the material thickness, even if resin based) and dissipate off the exterior surface to the environment by radiation and natural convection. Thus, the surface temperature is *total system power* and *surface area dependent*. High emissivity of the outer surface in the long-infrared range, for example by paint, anodize, or resin coating, is helpful for decreasing surface temperature. A metal casing produces more uniform skin temperature than resins, but has more restrictive temperature limits. In most cases the heat spreading ability of the metal is beneficial to system cooling despite the lower temperature limits.

2.6.4. Examples of Dissipation (TDP) Response of Modules

Examples of dissipation (TDP) response of modules in systems can be found in section 6.5, Thermal Guideline Annex. The general trend is that the skin temperature of a system is dominated by the system's use case and layout—changes in the module TDP locally perturbs the skin temperature. Higher levels of fan ventilation reduce the sensitivity of local skin temperature to module TDP.

3. Electrical Specifications

This chapter covers the electrical specifications for the PCI Express M.2 family of modules.

All pinouts tables in this section are written from the module point of view when referencing signal directions.

3.1. Connectivity Socket 1 Module Interface Signals

Table 15 applies to both Socket 1 SDIO-based and Socket 1 Display Port-based pinout versions.

Table 15.	Socket 1 System	Interface Signals an	d Voltage Table
		0	0

Signal Group	Signal	I/O	Description	Voltage
Power	+3.3 V (4 pins)	I	3.3 V source.	3.3 V
	GND		Return current path.	0 V
WiFi-SDIO	SDIO_CLK	I	SDIO 3.0 Clock, 1.8 V for SDR25 & DDR50 mode.	1.8 V
	SDIO_CMD	I/O	SDIO Command Interface, 1.8 V for SDR25 and DDR50 mode.	1.8 V
	SDIO_DATA[0:3]	I/O	Four lines for SDIO data exchange, 1.8 V for SDR25 & DDR50 mode.	1.8 V
	SDIO_WAKE#	0	SDIO sideband Wake. Note: In band SDIO wake is not used for non-active modes, Active Low. Require pull up on the host side (recommended $15k\Omega$ to $100k\Omega$).	1.8 V

Signal Group	Signal	I/O	Description	Voltage
	SDIO_RESET#	I	SDIO sideband GPIO pin to enable/disable (reset) the Wi-Fi function. Platform firmware is required to assert/de-assert this pin on every boot (warm and cold). The Wi-Fi device may use 0.5 mW to 1 mW in reset, Active Low.	1.8 V
UART	UART_RXD	I	UART Receive Data connected to TXD on the platform.	1.8 V
	UART_TXD	0	UART Transmit Data connected to RXD on the platform.	1.8 V
	UART RTS	0	UART Ready To Send connected to CTS on the platform.	1.8 V
	UART CTS	I	UART Clear To Send connected to RTS on the platform.	1.8 V
	UART_WAKE#	0	UART sideband used to Wake up platform. Open Drain, Active Low. Require pull up on the host side (recommended 15K to 100K).	3.3 V
PCM(I2S)	PCM_CLK / I ² S SCK	I/O	PCM Clock/ I ² S Continuous Serial Clock (SCK).	1.8 V
	PCM_SYNC / I ² S WS	I/O	PCM synchronous data SYNC/ I ² S Word Select.	1.8 V
	PCM_IN / I ² S SD_IN	I	PCM synchronous data INput/ I ² S Serial Data IN.	1.8 V
	PCM_OUT / I ² S SD_OUT	0	PCM synchronous data OUTput/ I ² S Serial Data OUT.	1.8 V
PCIe (up to two instances)	PERp0, PERn0/ PETp0, PETn0	I/O	PCIe TX/RX Differential signals defined by the PCIe 3.0 specification.	
	REFCLKp0/ REFCLKn0	I	PCIe Reference Clock signals (100 MHz) defined by the PCIe 3.0 specification.	
	PERST0#	Ι	PCIe Reset is a functional reset to the Add-In card as defined by the PCIe Mini CEM specification.	3.3 V
	CLKREQ0#	I/O	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Also used by L1 PM Substates. Open Drain with pull up on platform; Active Low.	3.3 V

Signal Group	Signal	I/O	Description	Voltage
	PEWAKE#/ OBFF	I/O	PCIe WAKE#. Open Drain with pull-up on platform. Active Low when used as PEWAKE#. When the add-in module supports wakeup, this signal is used to request that the system return from a sleep/suspend state to service a function initiated wake event. When the add-in module supports OBFF mechanism, the signal is used by the system to indicate OBFF or CPU Active State transitions.	3.3 V
USB	USB D+, USB D-	I/O	USB Data \pm Differential serial data interface compliant to the USB 2.0 Specification.	
I2C	ALERT#	0	IRQ line to host processor; Open Drain with pull up on platform; Active Low.	1.8 V
	I2C_CLK	I	I2C clock input from host. Open Drain with pull up on platform.	1 8 V
	I2C_DATA	I/O	I2C data. Open Drain with pull up on platform.	1.8 V
Display Port	DP_HPD	l or O	Hot Plug Detect. Direction is determined by DP_MLDIR.	3.3 V
	DP_MLDIR	I/O	Display Port data interface direction.	0 V/ 3.3 V / NC
	DP_AUXp/DP_AUXn	I/O	Auxiliary Channel; Bidirectional half-duplex AUX channel, DisplayPort v1.2, AUX channel 1Mbit/s.	
		1.57	Signal direction dictated by DP_MLDIR.	
	DP_ML0p/DP_ML0n, DP_ML1p/DP_ML1n, DP_ML2p/DP_ML2n, DP_ML3p/DP_ML3n,	l or O	Up to 4 Lane; Effective data rate 1.296 Gb/s, 2.16 Gb/s or 4.32 Gb/s per lane. DisplayPort main link data interface: four unidirectional differential pairs, signal direction dictated by MLDIR.	
Communication- specific Signals	SUSCLK	I	Suspend Clock is a 32.768 kHz clock supply input that is provided by platform to enable the add-in card to enter reduce power consumption modes. SUSCLK will have a duty cycle that can be as low as 30% or as high as 70%. Accuracy will be up to 200 ppm.	3.3 V
	W_DISABLE1# W_DISABLE2#	I	Active low, debounced signal when applied by the system it will disable radio operation on the add-in cards that implement radio frequency applications.	3.3 V
			When implemented, these signals require a pull-up resistor on the card.	

Signal Group	Signal	I/O	Description	Voltage
	LED_1# LED_2#	0	Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.	3.3 V
	COEX_RXD COEX_TXD COEX_3	 0 /0	Coexistence between WiFi+BT and WWAN on Socket 2. UART TxD and RxD signals per BT-SIG coexistence protocol + an undefined signal.	1.8 V
	TX_BLANKING	I	TX_BLANKING GNSS Aiding signal from WWAN (see section <i>3.2.11.3.1</i> , GNSS Signals for more information).	1.8 V
	SYSCLK	I	SYSCLK GNSS Aiding signal from WWAN (see section <i>3.2.11.3.1</i> , GNSS Signals for more information).	1.8 V
NFC-UIM Signals	UIM_POWER_SRC/ GPIO1	I	UICC power out from BB PMU.	Per ISO 7816 Specification
	UIM_POWER_SNK	0	NFC PMU power to the UICC.	
	SWP	I/O	UICC Secure element.	

3.1.1. Power Sources and Grounds

PCI Express M.2 Socket 1 utilizes a single 3.3 V power sources. The voltage source, +3.3 V, is expected to be available during the system's stand-by/suspend state to support wake event processing on the communications card.

Some of the higher frequency signals require additional isolation from surrounding signals using the concept of interleaving ground (GND) pins separating signals within the connector. These pins should be treated as a normal ground pin with connections immediately made to the ground planes within a card design.

3.1.2. PCI Express Interface

The PCI Express interface supports a x1 PCI Express interface (one Lane). A Lane consists of an input and an output high-speed differential pair. Also supported is a PCI Express reference clock. Refer to the *PCI Express Base Specification* for more details on the functional requirements for the PCI Express interface signals.

IMPLEMENTATION NOTE: Lane Polarity

By default, the PETp0 and PETn0 pins (the transmitter differential pair of the connector) shall be connected to the PCI Express transmitter differential pair on the system board and to the PCI Express receiver differential pair on the PCI Express M.2 Card add-in card. Similarly by default, the PERp0 and PERn0 pins (the receiver differential pair of the connector) shall be connected to the PCI Express receiver differential pair on the system board and to the PCI Express transmitter differential pair of the connector) shall be connected to the PCI Express receiver differential pair on the system board and to the PCI Express transmitter differential pair on the PCI Express transmitter differential pair on the PCI Express M.2 Card add-in card

However, the **p** and **n** connections may be reversed to simplify PCB trace routing and minimize vias if needed. All PCI Express receivers incorporate automatic Lane polarity inversion as part of the Link initialization and training and will correct the polarity independently on each Lane.

Refer to section 4.2.4 of the *PCI Express Base Specification* for more information on Link initialization and training.

IMPLEMENTATION NOTE: Link Power Management

PCI Express M.2 add-in cards that implement PCI Express-based applications are required by the PCI Express Base Specification to implement Link power management states, including support for the L0s and L1 (in addition to the primary L0 and L3 states). For PCI Express M.2 Card implementations, Active State PM for both L0s and L1 states shall also be enabled by default. Refer to Section 5.4 of the *PCI Express Base Specification* for more information regarding Active State PM.

Socket 1 pinouts has provision for an additional PCI Express lane indicated by the suffix 1 to the signal names. These additional PETx1 and PERx1 signal sets can serve as the second Lane to the original PCI Express interface, or alternatively, they can be complimented with a second set of REFCLKx1 and a set of Auxiliary Signals on the adjacent Reserved pins to form a complete second PCI Express x1 interface.

3.1.3. PCI Express Auxiliary Signals

The auxiliary signals are provided on the system connector to assist with certain system level functionality or implementation. These signals are not required by the PCI Express architecture, but may be required by specific implementations such as a PCI Express M.2 Device. The high-speed signal voltage levels are compatible with advanced silicon processes. The optional low speed signals are defined to use the +3.3 V supply, as it is the lowest common voltage available. Most ASIC processes have high voltage (thick gate oxide) I/O transistors compatible with +3.3 V. The use of the +3.3 V supply allows PCI Express signaling to be used with existing control bus structures, avoiding a buffered set of signals and bridges between the buses.

The PCI Express M.2 Device and system connectors support the auxiliary signals that are described in the following sections.

3.1.3.1. Reference Clock

The REFCLKp/REFCLKn signals are used to assist the synchronization of the device's PCI Express interface timing circuits. Availability of the reference clock may be gated by the CLKREQ# signal as described in section 3.1.3.2. When the reference clock is not available, it will be in the *parked* state. A parked state is when the clock is not being driven by a clock driver and both REFCLKp and REFCLKn are pulled to ground by the ground termination resistors. Refer to the *PCI Express Card Electromechanical Specification* for more details on the functional and tolerance requirements for the reference clock signals.

3.1.3.2. CLKREQ# Signal

The CLKREQ# signal is an open drain, active low signal that is driven low by the PCI Express M.2 device to request that the PCI Express reference clock be available (active clock state) in order to allow the PCI Express interface to send/receive data. Operation of the CLKREQ# signal is determined by the state of the Enable Clock Power Management bit in the Link Control Register (offset 010h). When disabled, the CLKREQ# signal shall be asserted at all times whenever power is applied to the device, with the exception that it may be de-asserted during L1 PM Substates. When enabled, the CLKREQ# signal may be de-asserted during the L1 Link state.

The CLKREQ# signal is also used by the L1 PM Substates mechanism. In this case, CLKREQ# can be asserted by either the system or the device to initiate an L1 exit. See the *PCI Express Base Specification* for details on the functional requirements for the CLKREQ# signal when implementing L1 PM Substates.

Whenever dynamic clock management is enabled and when a device stops driving CLKREQ# low, it indicates that the device is ready for the reference clock to transition from the active clock state to a parked (not available) clock state. Reference clocks are not guaranteed to be parked by the host system when CLKREQ# gets de-asserted and the devices shall be tolerant of an active reference clock even when CLKREQ# is de-asserted by the device.

The device must drive the CLKREQ# signal low during power up, whenever the device is reset, and whenever the device requires the reference clock to be in the active clock state. Whenever PERST# is asserted, including when the device is not in D0, CLKREQ# shall be asserted.

It is important to note that the PCI Express device must delay de-assertion of its CLKREQ# signal until it is ready for its reference clock to be parked. The device must be able to assert its clock request signal, whether or not the reference clock is active or parked, when the device needs to put its Link back into the L0 Link state. Finally, the device must be able to sense an electrical idle break on its upstream-directed receive port and assert its clock request, whether or not the reference clock is active or parked.

The assertion and de-assertion of CLKREQ# are asynchronous with respect to the reference clock.

Devices that do not implement a PCI Express interface shall leave this CLKREQ# output unconnected.

CLKREQ# has additional electrical requirements over and above standard open drain signals that allow it to be shared between devices that are powered off and other devices that may be powered on. The additional requirements include careful circuit design to ensure that a voltage applied to the CLKREQ# signal network never causes damage to a component even if that particular component's power is not applied.

Additionally, the device must ensure that it does not pull CLKREQ# low unless CLKREQ# is being intentionally asserted in all cases; including when the related function is in D3cold. This means that any component implementing CLKREQ# must be designed such that:

- □ Unpowered CLKREQ# output circuits are not damaged if a voltage is applied to them from other powered "wire-ORed" sources of CLKREQ#.
- □ When power is removed from its CLKREQ# generation logic, the unpowered output does not present a low impedance path to ground or any other voltage.

These additional requirements ensure that the CLKREQ# signal network continues to function properly when a mixture of powered and unpowered components have their CLKREQ# outputs wire-ORed together. It is important to note that most commonly available open drain and tri-state buffer circuit designs used "as is" do not satisfy the additional circuit design requirements for CLKREQ#.

3.1.3.2.1. Dynamic Clock Control

After a PCI Express device has powered up and whenever its upstream link enters the L1 link state, it shall allow its reference clock to be turned off (put into the parked clock state). To accomplish this, the device de-asserts CLKREQ# (high) and must allow that the reference clock will transition to the parked clock state within a delay (T_{CRHoff}). Figure 89 shows the CLKREQ# clock control timing diagram.

To exit L1, the device must assert CLKREQ# (low) to re-enable the reference clock. After the device asserts CLKREQ# (low) it must allow that the reference clock will continue to be in the parked clock state for a delay (T_{CRLon}) before transitioning to the active clock state. The time that it takes for the device to assert CLKREQ# and for the system to return the reference clock to the active clock state are serialized with respect to the remainder of L1 recovery. This time must be taken into account when the device is reporting its L1 exit latency.

When the PCI Express device supports, and is enabled for, Latency Tolerance Reporting (LTR), the device must allow that the reference clock transition to the active clock state may be additionally delayed by the system up to a maximum value consistent with requirements for the LTR mechanism. During this delay, the reference clock must remain parked. When exiting the parked state following the delay, the clock must be stable and valid within 400 ns.




Figure 89. CLKREQ# Clock Control Timings

All links attached to a PCI Express device must complete a transition to the L1.Idle state before the device can de-assert CLKREQ#. The device must assert CLKREQ# when it detects an electrical idle break on any receiver port. The device must assert CLKREQ# at the same time it breaks electrical idle on any of its transmitter ports in order to minimize L1 exit latency. See Table 16 for CLKREQ# clock control timing.

Table 16. Power-up CLKREQ# Timings

Symbol	Parameter	Min	Max	Units			
TCRHoff	CLKREQ# de-asserted high to clock parked	0		ns			
T _{CRLon}	CLKREQ# asserted low to clock active		400*	ns			
Note: * T _{CRLon} is allowed to exceed this value when LTR is supported and enabled for the device.							

There is no maximum specification for T_{CRHoff} and no minimum specification for T_{CRLon}. This means that the system is not required to implement reference clock parking or that the implementation may not always act on a device de-asserting CLKREQ#. A device should also de-assert CLKREQ# when its link is in L2 or L3, much as it does during L1.

3.1.3.3. Clock Request Support Reporting and Enabling

Support for the CLKREQ# dynamic clock protocol must be reported using bit 18 in the PCI Express Link Capabilities register (offset 00Ch). To enable dynamic clock management, bit 8 of the Link Control register (offset 010h) is provided. By default, the device shall enable CLKREQ# dynamic clock protocol upon initial power up and in response to any warm reset by the host system. System software may subsequently disable this feature as needed. Refer to the *PCI Express Base Specification*, for more information regarding these bits.

3.1.3.4. PERST# Signal

- □ The PERST# signal is de-asserted to indicate when the system power sources are within their specified voltage tolerance and are stable.
- □ PERST# must be used to initialize the card functions once power sources stabilize.
- □ PERST# is asserted when power is switched off and also can be used by the system to force a hardware reset on the card.
- System may use PERST# to cause a warm reset of the add-in card.
- □ PERST# is asserted in advance of the power being switched off in a power-managed state like S3.
- □ PERST# is asserted when the power supply is powered down, but without the advanced warning of the transition.


3.1.3.5. **PEWAKE# Signal**

PCI Express M.2 Cards must implement PEWAKE# if the card supports either the wakeup function or the OBFF mechanism. Refer to the WAKE# signal definition section in the *PCI Express Card Electromechanical Specification* for more details on the functional requirements for the PEWAKE# signal.

Note The PEWAKE# signal in the M.2 Specification is referring to the PCIe WAKE# signal indicated in other PCIe-related specifications. The PE name prefix is intended to distinguish between this PCIe WAKE# and other host interface WAKE signals included in the M.2 Specification.


3.1.4. Power-up Timing

Figure 90 shows an overview of the M.2 device power-up sequence for a module powered from the system power rail. Figure 91 shows an overview of the M.2 power-up sequence for a module powered by a direct VBAT connection. In case of a direct VBAT connection, the de-assertion of FULL_CARD_POWER_OFF# triggers start of the module power-up sequence. It is assumed that VBAT will be within its specified voltage range (see section 4.3, Power) well before FULL_CARD_POWER_OFF# becomes de-asserted. See section 3.2.11.1, FULL_CARD_POWER_OFF#, for details about the FULL_CARD_POWER_OFF# signal. Table 17 lists the power-up timing variable values.



Note: T_{settle} is the time it takes all Power Rails to reach their minimum operating voltage (i.e., from all Power Rails at 0 V to the last Power Rail to reach its minimum valid operating voltage). All other PCI Express related timing events will begin once all of the Power Rails have reached their minimum operating voltage. For example, a typical module with a load capacitance of 330 μF and a 200 mA Soft-Start current limited ramp on the 3.3 V power rail, should settle within 5 ms.

Figure 90. Power-up Timing Sequence for a Module Powered from System Power Rail



- **Note:** Tsettle is the time it takes all Power Rails to reach their minimum operating voltage (i.e., from all Power Rails at 0 V to the last Power Rail to reach its minimum valid operating voltage). All other PCI Express related timing events will begin once all of the Power Rails have reached their minimum operating voltage. For example, a typical module with a load capacitance of 330 μF and a 200 mA Soft-Start current limited ramp on the 3.3 V power rail, should settle within 5 ms.
- Figure 91. Power-up Timing Sequence for a Module Powered by a Direct VBAT Connection

Table 17. Power-up Timing Variables

Symbol	Parameter	Min	Max	Units			
TPVPGL	Power Valid [*] to PERST# input inactive	Implementation specific; recommended 50 ms		ms			
TPERST#-CLK	REFCLK stable before PERST# inactive	100		μs			
Note: *Power Valid when all the voltage supply rails have reached their respective V _{min} .							

3.1.4.1. PERST# Power-up Timing

The host shall delay de-assertion of PERST# for a period of time (T_{PVPGL}) after power is stable on the device (see Figure 90 and Figure 91). See section 3.1.3.4, *PERST# Signal*, for further details on PERST#.

The *PCI Express Base Specification* (Conventional Reset) requires that a PCI Express device must be in the LTSSM Detect state within 20 ms of PERST# being de-asserted and ready for Configuration Requests within 120 ms of PERST# being de-asserted.

The value of T_{PVPGL} is left as implementation specific, with a recommended value as a guideline. In considering the value of T_{PVPGL} :

Device and host implementers should consult PCI Express Reset Rules and platform BIOS and OS requirements governing device readiness timing requirements following the de-assertion of PERST#. □ Host implementers should consult device vendors for their T_{PVPGL} values, based on VENDOR DEFINED device startup requirements.

3.1.4.2. **REFCLK Power-up Timing**

The host shall ensure that the reference clock is in the active clock state for at least a period of time specified by $T_{PERST\#-CLK}$, prior to PERST# de-assertion. See section 3.1.3.1, Reference Clock, for further details on REFCLK.

3.1.4.3. CLKREQ# Power-up Timing

See section 3.1.3.2, *CLKREQ*# *Signal*, for details on CLKREQ#.

3.1.5. USB Interface

The USB interface supports USB 2.0 in all three modes (Low Speed, Full Speed, and High Speed). Because there is not a separate USB-controlled voltage bus, USB functions implemented on a PCI Express M.2 Card add-in card are expected to report as self-powered devices. All enumeration, bus protocol, and bus management features for this interface are defined by *Universal Serial Bus Specification*, Revision 2.0.

USB-based M.2 Cards that implement a wakeup process are required to use the in-band wakeup protocol (across the USB_D+/USB_D- pins) as defined in the *Universal Serial Bus Specification*.

3.1.6. Display Port Interface

The DisplayPort interface supports a full-featured implementation as defined in the referenced DisplayPort Specification. A full four lane implementation of the main link, the auxiliary channel, and hot plug detect (DP_HPD) is supported. Additionally, a system level signal, DP_MLDIR, is provided to assist in configuration of the platform when a Display-M.2 Card is installed.

3.1.6.1. **DP_HPD**

The DP_HPD signal connects to the standard Hot Plug Detect signal of the Display Port interface. The intent of this signal is to indicate to the DisplayPort source that an active display is connected. The logical direction of DP_HPD is determined by the state of DP_MLDIR.

For a wireless display application, DP_HPD being asserted shall also be an indication that the wireless link between the system and the remote display is fully operational. When DP_HPD is asserted, the host system software will know to locate and configure the remote display.

3.1.6.2. **DP_MLDIR**

The DP_MLDIR signal indicates the functional direction of the DisplayPort data and auxiliary interfaces on an M.2 Card; i.e. as a sink or source of the display-related interfaces. Based on the specific DisplayPort capabilities of the M.2 Card installed in the socket, the DP_MLDIR signal termination on the card shall be as defined in Table 18.

| 112

For the M.2 Card that offers bi-directional DisplayPort capabilities, the mechanism for configuring the direction of the display interface is application and/or product-specific and not defined by this specification.

Table 18. DP_MLDIR Pin Termination

Display-Capability on Display-M.2 Card	Example	DP_MLDIR Pin Termination on Display-M.2 Card
DisplayPort Sink	Card is a wireless display transmitter	Terminated directly to GND
DisplayPort Source	Card is a wireless display receiver	Terminated directly to +3.3 V
DisplayPort Sink or Source	Card is configurable as either a wireless display transmitter or receiver	Hi-Z (single input load)

3.1.7. SDIO Interface

The M.2 SDIO interface comprise of the following Standard SDIO signals:

- □ Four bi-directional Data signals, each capable of data rates up to 208 Mb/s (for a total of 832 Mb/s)
- One bi-directional CMD signal.
- □ One Clock signal up to 208 MHz

These signals, supporting up to SDR104, are in accordance to standard SDIO specifications. Refer to the *SDIO3.0 Specification* for more details on the functional requirements for the SDIO interface signals.

The M.2 SDIO interface also includes two non-standard signals in support of new features related to the SDIO interface. This includes the following signals:

□ SDIO_WAKE#

This signal is an output from the device (comms module) to the platform used to trigger the wake the host and to initiate SDIO interface communication between the device and the platform. This signal is an open drain output and needs to be pulled high by a platform resistor to 1.8 V (recommended pull up value should be between 15 k Ω to 100 k Ω).

□ SDIO_RESET#

This signal is an input to the device from the platform and it is used to reset the SDIO interface. The signal is 1.8 V at the module input.

Since the SDIO_RESET# and SDIO_WAKE# are not part of the standard SDIO specification, the timing diagrams shown in Figure 92 and Figure 93 show their expected timing behavior. Table 19 lists the SDIO reset and power-up timing parameters.

SDIO Reset Sequence

Figure 92. SDIO Reset Sequence




Figure 93. SDIO Power-up Sequence

Table 19. SDIO Reset and Power-up Timing

Symbol	Parameter	Min	Max	Unit
T _{rst_rel}	This time is measured from 3.3 V $\geq\!\!2.9$ V	1		μs
T _{sdio_rst2clk}	10x clock cycles of 400 kHz	25		μs
T _{rst_rec}	The time needed to allow power up the DC/DC and some basic configuration operations	100		μs
T _{clk2rstn}		0		
T _{rst_pw}	Reset pulse width	10		μs

SDIO_WAKE# can be asserted by the device at any given time and it is NOT bound by timing constraint. Yet, from functionality point of view it is expected that:

- □ The SDIO_WAKE# will be asserted ("0") only when the host is in sleep and the device needs a service from the host.
- □ The SDIO_WAKE# will be asserted and will not de-assert before the source for the assertion is served in the device.

3.1.8. UART Interface

The Universal Asynchronous Receiver and Transmitter (UART) interface can be used for communication with other host controllers or systems.

The UART can handle 8-bit data frames and inserts one start and one stop bit (with/without parity). The format of the UART frame is in Figure 94.

Idle	Start	0	1	2	3	4	5	6	7	Parity	Stop	Idle
l												

Idle	Start	0	1	2	3	4	5	6	7	Stop	Idle

Figure 94. UART Frame Format

The UART power management protocol supports the following 4-wire and 5-wire interfaces:

- □ UART_RXD (Input): Receive Data
- □ UART_TXD (Output): Transmit Data
- □ UART_RTS (Output): Request to Send (Host Flow Control)
- □ UART_CTS (Input): Clear to Send (Device Flow Control)

To enable additional power management protocols, an additional, non-standard UART interface is included:

□ UART_WAKE# (Output): Host wake-up line is optional Out of Band in case the host does not support in band wake-up messaging.

3.1.8.1. **UART_WAKE#**

The UART_WAKE# signals is an Open Drain, Active Low signal used to Wake the Host or enable the Host to go into Sleep modes. The UART_WAKE# can be used as an Out of Band signal to the Host in case the host does not support in-band wake up using an In-Band message. The UART_WAKE# signal requires a pull up on the host side (recommended pull up value should be between 15 k Ω to 100 k Ω).

There are potentially many ways to make use of this Out of Band Wake signal and they may be VENDOR DEFINED.

3.1.9. PCM/I2S Interface

The following features are supported by the PCM interface:

□ Four wire interface:

- Clock signal
 - PCM_CLK/I2S SCK; Output if master, Input if slave
- Two frame signals PCM_SYNC/I2S WS: Output if master, Input if slave
- Data in PCM_IN/I2S SD_IN: Input
- Data out signal PCM_OUT/I2S SD_OUT: Output
- □ Single bidirectional PCM channels
- □ 16-bit and 24-bit data words
- □ Various PCM data sample rates including 8 kHz and 16 kHz are supported

The PCM/I2S mode is used for Standard (Narrowband) Mono speech or Wideband Mono speech. I2S will also be used for offloading of stereo audio data from the host (A2DP offload).

The PCM interface consists of four signals as shown in Figure 95.

PCM_CLK				MMMMM	
PCM_OUT		IDLE		IDLE	
PCM_IN		Don't Care	CONCONCONCENT	Don't Care	
PCM_SYNC			<u>†</u>		
	Frame Signal Length		Channel 2 Start Position		
	Data Word Length				
			Frame Length		_
	1 1				1

Figure 95. Typical PCM Transaction Timing Diagram

The clock signal PCM_CLK is the timing base for the other signals in the PCM interface. In clock master mode, the Bluetooth device generates PCM_CLK from the internal system clock using a fractional divider. In clock slave mode PCM_CLK is an input to the Bluetooth device and has to be supplied by an external source.

The PCM interface supports one bidirectional channel. Data is transmitted on PCM_OUT and received on PCM_IN; always with the most significant bit first. The 16-bit linear audio samples and 8-bit A-law or µ-law compressed audio samples are supported.

3.1.10. I2C Interface

3.1.10.1. Alert# Signal

This ALERT# signal is intended to indicate to the platform/system that the I2C device requires attention. This GPIO can be used to establish specific communication/signaling to the host from the device. This signal is Active Low.

3.1.10.2. I2C_DATA Signal

The I2C_DATA signal is used to send the data packets from the host to the device according to the I2C protocol. The speed supported on this line depends on the host I2C_CLOCK signal speeds and the device processing capability.

3.1.10.3. I2C_CLOCK Signal

The I2C_CLOCK signal provides the clock signaling from the host to the device to be able to decode the data on the I2C_DATA line.

3.1.11. NFC Supplemental UIM Interface

The UIM POWER SRC, UIM POWER SNK, and UIM SWP signals are supplemental NFC signals that can be used when a UIM device is implemented as the Secure Element.

3.1.11.1. UMI POWER SRC

In systems where there is a WWAN device on one M.2 Card and an NFC solution on another M.2 Card, then the WWAN UIM PWR output must be routed to the UIM POWER SRC pin of the M.2 Card on which the NFC device is located. This UIM power signal is basically passed through the NFC device and output through the UIM POWER SNK signal described in the following paragraphs.

3.1.11.2. **UIM POWER SNK**

Refer to the ISO/IEC 7816-3 for more details on the voltage and current tolerance requirements for the UIM_PWR power source. Note that the UIM grounding requirements can be provided by using any GND pin. Only PCI Express M.2 Card add-in cards that support a UIM card shall connect to this pin. If the add-in card has UIM support capabilities, it must support the UIM_PWR power source at the appropriate voltage for each class of operating conditions (for example, voltage) supported as defined in ISO/IEC 7816-3.

In this case, the UIM_POWER_SNK maps to contact number C1 as defined in ISO/IEC 7816-2.

3.1.11.3. UIM SWP

NFC includes a SWP master using ETSI TS102.613 protocol version v7.8.0, v8.1.0, v9.1.0. SWP is a full duplex, auto-clocking interface. NFC (S1) sends using V-Domain, UICC/ SE (S2) sends using I-Domain, as described in ETSI TS102.613 in chapter 8 (Physical transmission layer).

3.1.11.4. NFC Supplemental UIM Interface Wiring Example

An example wiring diagram of the Supplemental NFC signals in conjunction with the Socket 2 and UIM/SIM device connections are shown in Figure 96.




Figure 96. Supplemental NFC Signal Connection Example

3.1.12. Communication-specific Signals

3.1.12.1. Suspend Clock

The Suspend Clock is a slow clock signal running at 32.768 kHz. It is a buffered signal derived from the platform RTC. The Suspend Clock is available during platform normal and suspend modes of operation during which time, the module can make use of this SUSCLK signal as the clock source for critical keep alive circuitry as needed. The SUSCLK is not available in platform hard shut down modes at which point, the 3.3 V power to the module is also shut down. SUSCLK will have a duty cycle that can be as low as 30% or as high as 70%. Accuracy will be up to 200 ppm.

3.1.12.2. Status Indicators

Two LED# signals are provided to enable wireless communication add-in cards to provide status indications to users via system provided indicators.

LED_1# and LED_2# output signals are active low and are intended to drive system-mounted LED indicators. These signals shall be capable of sinking to ground a minimum of 9.0 mA at up to a maximum V_{OL} of 400 mV.

Figure 97 is an example of how such LEDs are typically connected in a platform/system using 3.3 V.




Figure 97. Typical LED Connection Example in Platform/System

In a typical LED connection case, the current limiting resistor value will be in the 100 Ω range to enable the 9 mA current needed to light up the LED when tied up to a 3.3 V rail. Other platform LED connections are possible including other alternate voltage sources. However, caution should be used to prevent back-biasing through the LED# pin in various power states.

Table 20 presents a simple indicator protocol for each of two defined LED states as applicable for wireless radio operation. Although the actual definition of the indicator protocol is established by the OEM system developer, the interpretations may be useful in establishing a minimum common implementation across many platforms.

State	Definition	Interpretation
OFF	The LED is emitting no	Radio is incapable of transmitting.
	light.	This state is indicated when the card is not powered, a wireless disable signal is asserted to disable the radio, or when the radio is disabled by software.
ON	The LED is emitting light.	Radio is capable of transmitting.
		The LED should remain ON even if the radio is not actually transmitting. For example, the LED remains ON during temporary radio disablements performed by the M.2 Card of its own volition to do scanning, switching radios/bands, power management, etc.
		If the card is in a state wherein it is possible that radio can begin transmitting without the system user performing any action, this LED should remain ON.

Table 20. Simple Indicator Protocol for LED States

More advanced indicator protocols are allowed as defined by the OEM system developer. Advanced features might include use of blinking or intermittent ON states which can be used to indicate radio operations such as scanning, associating, or data transfer activity. Also, use of blinking states might be useful in reducing LED power consumption.

3.1.12.3. W_DISABLE# Signal

W_DISABLE1# and W_DISABLE2# are wireless disable signals that are provided for wireless communications add-in cards. These signals allow users to disable, via a system-provided switch, the add-in card's radio operation in order to meet public safety regulations or when otherwise desired. Implementation of wireless disable signals is applicable to systems and all add-in cards that implement radio frequency capabilities. Multiple wireless disable signals are provided to ease managing multiple radios on a single add-in card. In cases where only one wireless disable signal is implemented by the system, the W_DISABLE1# signal must be used as the preferred control for collectively disabling all radios on the add-in card. By preferring W_DISABLE1# in these cases as the control for all on module wireless Comms, the W_DISABLE2# could potentially revert back to a Reserved pin to be used for future assignment.

The wireless disable signals are active low signals that when asserted (driven low) by the system shall disable radio operation. When implemented, a pull-up resistor between each wireless disable signal and +3.3 V is required on the card and should be in the range of 100 k Ω to 200 k Ω .

The assertion and de-assertion of each wireless disable signal is asynchronous to any system clock. All transients resulting from mechanical switches need to be de-bounced by system circuitry.

When a wireless disable signal is asserted, all of the radios associated with that signal shall be disabled. When a wireless disable signal is not asserted, the associated radios may transmit if not disabled by other means such as software. These signals may be shared between multiple M.2 Cards.

In normal operation, the card should disassociate with the wireless network and cease any further operations (transmit/receive) as soon as possible after the wireless disable signal is asserted. Given that a graceful disassociation with the wireless network fails to complete in a timely manner, the M.2 Card shall discontinue any communications with the network and assure that its radio operation has ceased no later than 30 s following the initial assertion of the wireless disable signal. Once the disabling process is complete, the LED specific to the radio shall indicate the disabled condition to the user.

The card should initiate and indicate to the user the process of resuming normal operation within 1 s of de-assertion of the wireless disable signal. Due to the potential of a software disable state, the combination of both the software state and wireless disable signal assertion state must be determined before resuming normal operation. Table 21 defines this requirement as a function of wireless disable signal and the software control setting such that the radio's RF operation remains disabled unless both the hardware and software are set to enable the RF features of the card.

The system is required to assure that each wireless disable signal be in a deterministic state (asserted or de-asserted) whenever power is applied to the add-in; for example, +3.3 V is present.

Wireless Disable	Signal SW Control Setting*	Radio Operation				
De-asserted (HIGH)	Enable Radio	Enabled (RF operation allowed)				
De-asserted (HIGH)	Disable Radio	Disabled (no RF operation allowed)				
Asserted (LOW)	Enable Radio	Disabled (no RF operation allowed)				
Asserted (LOW)	Disable Radio	Disabled (no RF operation allowed)				
Note: *This control setting is implementation-specific and represents the collective intention of the host software to manage radio operation.						

Table 21. Radio Operational States

W_DISABLE1# and W_DISABLE2# are wireless disable signals that are provided for legacy wireless communications add-in cards. It is anticipated that in the future the requirement for hardware wireless disable signals will be deprecated from use in favor of in-band mechanisms.

3.1.12.4. Coexistence Signals

COEX_RXD, COEX_TXD and COEX3 are provided to allow for the implementation of wireless coexistence solutions between the radio(s) on the M.2 Card and other off-card radio(s). These other radios can be located on another M.2 Card located in the same host platform or as alternate radio implementations (for example, using a PCI Express Mini CEM or a proprietary form-factor add-in solution).

The COEX_RXD and COEX_TXD signals are for a UART communication path between the WWAN radio solution and the wireless solutions on the Connectivity module. The coexistence protocol of these signals is based on the BT-SIG coexistence protocol.

□ COEX_TXD is the UART transmit signal from the Connectivity module to the WWAN solution

□ COEX_RXD is the UART receive signal from the WWAN solution to the Connectivity module

The pin assignment can be seen in the pinout diagram and coincides with the signals in the Socket 2 pinouts.

The functional definition of the COEX3 pin is OEM-specific and should be coordinated between the host platform OEM and card vendors. The ordered labeling of these signals in this specification is intended to help establish consistent implementations, where practical, across multiple instances of cards in the host platform.

3.1.13. Reserved Pins

It is expected that the Reserved pins are not terminated on either the add-in card or system boardside of the connector. These pins are reserved for definition in future revisions of this specification. Non-standard use of these pins may result in incompatibilities in solutions aligned with the future revisions.

3.1.14. Vendor Defined

These pins are vendor defined and fall under the BTO/CTO definitions between vendor and customer.

3.1.15. Socket 1 Connector Pinout Definitions

All pinouts tables in this section are written from the module point of view when referencing signal directions.

The following tables illustrate signal pinouts for the module edge card connector:

- □ Table 22 lists the pinout for the SDIO based solution pinouts.
- □ Table 23 lists the pinout for the Display Port based solution pinouts.
- Table 24 lists the pinout for a basic module solution using the common host interfaces and utilizes a Dual Module key that will enable it to plug into two socket 1 types (Keys).

There are also module pinouts definitions for Type 1216, Type 2226, and Type 3026 LGA soldered down modules in section 3.1.16, *Socket 1 Based Soldered-down Module Pinouts*.

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	RESERVED/REFCLKn1	73
70	UIM_POWER_SRC/GPIO1/PEWAKE1#	RESERVED/REFCLKp1	71
68	UIM_POWER_SNK/CLKREQ1#	GND	69
		RESERVED/PETn1	67
66	UIM_SWP/PERST1#	RESERVED/PETp1	65
64	RESERVED	GND	63
62	ALERT# (O)(0/1.8 V)	RESERVED/PERn1	61
60	I2C_CLK (I)(0/1.8 V)	RESERVED/PERp1	59
58	I2C_DATA (I/O)(0/1.8 V)	GND	
56	W_DISABLE1# (I)(0/3.3V)		57
54	W_DISABLE2# (I)(0/3.3V)	PEWAKE0# (I/O)(0/3.3V)	55 53
52	PERST0# (I)(0/3.3V)	CLKREQ0# (I/O)(0/3.3V) GND	55
50	SUSCLK(32kHz) (I)(0/3.3V)	REFCLKn0	49
48	COEX_RXD (I)(0/1.8V)	REFCLKp0	49
46	COEX_TXD (O)(0/1.8V)	GND	45
44	COEX3 (I/O)(0/1.8V)	PETn0	43
42	VENDOR DEFINED	PETp0	41
40	VENDOR DEFINED	GND	39
38	VENDOR DEFINED	PERn0	37
36	UART CTS (I)(0/1.8V)	PERp0	35
34	UART RTS (O)(0/1.8V)	GND	33
32	UART RXD (I)(0/1.8V)	Module Key E	
	Module Key E	Module Key E	
	Module Key E	Module Key E	
	Module Key E	Module Key E	
00		SDIO RESET#/Tx_BLANKING (I)(0/1.8V)	23
22		SDIO WAKE# (O)(0/1.8V)	21
20 18	UART WAKE# (O)(0/3.3V)	SDIO DATA3 (I/O)(0/1.8V)	19
16	GND LED_2# (O)(OD)	SDIO DATA2 (I/O)(0/1.8V)	17
14	PCM_IN/I2S SD_IN (I)(0/1.8V)	SDIO DATA1 (I/O)(0/1.8V)	15
14	PCM_0UT/I2S SD_0UT (0)(0/1.8V)	SDIO DATA0 (I/O)(0/1.8V)	13
12	PCM_SYNC/I2S WS (I/O)(0/1.8V)	SDIO CMD (I/O)(0/1.8V)	11
8	PCM_CLK/I2S SCK (I/O)(0/1.8V)	SDIO CLK/SYSCLK (I)(0/1.8V)	9
6	LED_1# (O)(OD)	GND	7
4	3.3 V	USB_D-	5
2	3.3 V	USB_D+	3
		GND	1

Table 22. SDIO Based Module Solution Pinouts (Module Key E)

74 3.3 V GND 75 72 3.3 V REFCLKn1 73 70 PEWAKE1# (I/O)(03.3V) GND 69 66 CLKREQ1# (I/O)(03.3V) GND 69 66 PERST1# (I)(03.3V PETn1 67 66 PERST1# (I)(01.8V) PETp1 65 62 ALERT# (O)(01.8V) PERp1 59 58 I2C_DATA (I/O)(01.8V) GND 51 54 WDISABLE?# (I)(03.3V) GND 51 52 PERSTO# (I)(01.3V) GND 51 50 SUSCLK(32kH2) (I)(07.3V) GND 51 51 SUSCLK(32kH2) (I)(07.3V) GND 42 44 COEX_RXD (I)(01.8V) REFCLKn0 43 42 VENDOR DEFINED PETp0 41 44 COEX3 (I/O)(01.8V) GND 33 34 DP_ML0P GND 33 35 GND PERp0 33 32 DP_ML1P DP_ML2P	Pin	Signal	Signal	Pin
72 3.3 V REFCLKn1 73 70 PEWAKE1# (I/O)(0/3.3V) REFCLKn1 71 66 CLKREQ1# (I/O)(0/3.3V) GND 69 66 PERST1# (I)(0/3.3V) PETp1 65 64 RESERVED GND 63 62 ALERT# (O)(0/1.8V) PETp1 65 64 RESERVED GND 63 60 I2C_CLK (I)(0/1.8V) PERN1 61 60 I2C_CLK (I)(0/1.8V) PERN1 57 54 W_DISABLE2# (I)(0/3.3V) GND 53 52 PERST0# (I)(0/3.3V) GND 51 54 COEX_RXD (I)(0/1.8V) REFCLKp0 47 46 COEX_RXD (I)(0/1.8V) REFCLKp0 47 44 COEX (IXQ)(M1.8V) REFCLKp0 47 44 COEX (IQ)(0/1.8V) GND 33 38 VENDOR DEFINED PETp0 41 42 VENDOR DEFINED PER0 33 32 DP_ML1n	74	33V	GND	75
70 PEWAKE1# (I/O)(03.3V) REFCLKp1 71 68 CLKREQ1# (I/O)(03.3V) GND 69 66 PERST1# (I)(0/3.3V) PETn1 67 64 RESERVED GND 63 62 ALERT# (O)(0/1.8V) PETn1 61 60 I2C_CLK (I)(0/1.8V) PERn1 61 60 I2C_DATA (I/O)(0/1.8V) GND 57 58 I2C_DATA (I/O)(0/1.8V) GND 57 54 W_DISABLE2# (I)(0/3.3V) CLKREQ# (I/O)(0/3.3V) 55 52 PERST0# (I)(0/3.3V) GND 51 50 SUSCLK(32KH2) (I)(0/3.3V) REFCLKp0 47 46 COEX_TXD (O)(0/1.8V) REFCLKp0 47 44 COEX_RXD (I)(0/1.8V) GND 43 42 VENDOR DEFINED PETn0 43 38 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PERp0 35 32 DP_ML1p GND 29 28 <td></td> <td></td> <td>REFCLKn1</td> <td>73</td>			REFCLKn1	73
68 CLKREQ1# (I/O)(0/3.3V) PETn1 67 66 PERST1# (I)(0/3.3V PETp1 65 64 RESERVED GND 63 62 ALERT# (O)(0/1.8V) PERp1 61 60 I2C_CLK (I)(0/1.8V) PERp1 59 58 I2C_DATA (I/O)(0/1.8V) GND 57 56 W_DISABLE1# (I)(0/3.3V) GND 57 54 W_DISABLE1# (I)(0/3.3V) CLKREQ# (I/O)(0/3.3V) 55 50 SUSCLK(32kHz) (I)(0/3.3V) CLKREQ# (I/O)(0/3.3V) 51 50 SUSCLK(32kHz) (I)(0/1.8V) REFCLKn0 49 48 COEX_RXD (I)(0/1.8V) REFCLKp0 47 44 COEX_IXD (O)(0/1.8V) REFCLKp0 47 44 COEX_IXD (O)(0/1.8V) PETn0 43 42 VENDOR DEFINED GND 33 36 GND GND 33 37 DP_ML0P GND 23 38 VENDOR DEFINED GND 23			REFCLKp1	71
66 PERST1# (I)(0/3.3V PETn1 67 64 RESERVED GND 63 62 ALERT# (O)(0/1.8V) GND 63 60 I2C_CLK (I)(0/1.8V) PERn1 61 60 I2C_DATA (I/O)(0/1.8V) PERn1 59 58 I2C_DATA (I/O)(0/1.8V) GND 57 54 W_DISABLE1# (I)(0/3.3V) GND 51 50 SUSCLK(32kHz) (I)(0/3.3V) GND 51 50 SUSCLK(32kHz) (I)(0/1.8V) REFCLKn0 49 48 COEX_RXD (I)(0/1.8V) REFCLKn0 49 44 COEX_RXD (I)(0/1.8V) REFCLKn0 49 42 VENDOR DEFINED GND 33 44 COEX_RXD (I)(0/1.8V) REFCLKn0 39 38 VENDOR DEFINED GND 33 39 VENDOR DEFINED GND 33 32 DP_ML0p GND 23 34 DP_ML0p GND 23 2 DP_ML1p			GND	69
64 RESERVED PETp1 65 64 RESERVED GND 63 60 I2C_CLK (I)(0/1.8V) PERn1 61 60 I2C_DATA (I/O)(0/1.8V) PERn1 61 58 I2C_DATA (I/O)(0/1.8V) PERn1 57 56 W_DISABLE1# (I)(0/3.3V) GND 57 54 W_DISABLE2# (I)(0/3.3V) S2 PERSTO# (I)(0/1.3V) GND 51 50 SUSCLK(32kH2) (I)(0/3.3V) GND 51 53 50 SUSCLK(32kH2) (I)(0/1.8V) REFCLKn0 49 48 COEX_TXD (O)(0/1.8V) REFCLKn0 47 44 COEX_TXD (O)(0/1.8V) REFCLKn0 43 42 VENDOR DEFINED PETp0 41 44 COEX_TXD (O)(0/1.8V) PERn0 37 34 DP_ML0p GND 92 33 32 DP_ML0p GND 23 29 26 DP_ML1p DP_ML2p 27 2 DP_AUXp			PETn1	67
64 RESERVED GND 63 62 ALERT# (O)(0/1.8V) PERn1 61 60 I2C_CLK (I)(0/1.8V) PERp1 59 58 I2C_DATA (I/O)(0/1.8V) GND 57 56 W_DISABLE1# (I)(0/3.3V) GND 57 54 W_DISABLE2# (I)(0/3.3V) FERD 53 52 PERSTO# (I)(0/1.8V) PEWAKE0# (I/O)(0/0/3.3V) 53 50 SUSCLK(32kHz) (I)(0/1.8V) GND 51 44 COEX_RXD (I)(0/1.8V) REFCLKn0 49 44 COEX (IXO) (I)(1.8V) GND 45 42 VENDOR DEFINED PETn0 43 40 VENDOR DEFINED PETn0 37 34 DP_ML0p GND 33 35 DP_ML0p GND 29 26 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2p 27 20 DP_AUXp DP_ML2p 27 20 DP_AUXp DP_ML	66	PERST1# (I)(0/3.3V	PETp1	65
62 ALERT# (0)(0/1.8V) PERn1 61 60 I2C_CLK (I)(0/1.8V) PERp1 59 58 I2C_DATA (I/O)(0/1.8V) GND 57 56 W_DISABLE2# (I)(0/3.3V) GND 55 52 PERST0# (I)(0/3.3V) CLKRE00# (I/O)(0/3.3V) 53 50 SUSCLK(32kHz) (I)(0/1.8V) GND 51 48 COEX_RXD (I)(0/1.8V) REFCLKp0 47 44 COEX_TXD (O)(0/1.8V) GND 45 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PERp0 35 34 DP_ML0p PERp0 35 32 DP_ML0p GND 33 32 DP_ML0p GND 22 26 DP_ML1n DP_ML2p 27 26 DP_ML1n DP_ML2p 27 26 DP_ML1n DP_ML3n 19 20 DP_AUXn DP_ML3n	64	RESERVED	-	
60 I2C_CLK (I)(0/1.8V) PERp1 59 58 I2C_DATA (I/O)(0/1.8V) GND 57 56 W_DISABLE1# (I)(0/3.3V) FEWAKE0# (I/O)(0/3.3V) 55 52 PERST0# (I)(0/3.3V) GND 51 50 SUSCLK(32kHz) (I)(0/3.3V) GND 51 50 SUSCLK(32kHz) (I)(0/1.8V) GND 44 COEX_RXD (I)(0/1.8V) REFCLKn0 49 44 COEX_TXD (O)(0/1.8V) REFCLKp0 47 44 COEX3 (I/O)(0/1.8V) REFCLMD 41 40 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PERp0 35 34 DP_ML0P GND 33 32 DP_ML0N DP_HPD (I/O)(0/3.3V) 31 33 GND 29 27 24 GND GND 29 22 DP_AUXn GND 23 22 DP_AUXn GND 23 22 DP_AUXn DP_ML1P <t< td=""><td>62</td><td>ALERT# (O)(0/1.8V)</td><td></td><td></td></t<>	62	ALERT# (O)(0/1.8V)		
58 I2C_DATA (I/O)(0/1.8V) GND 57 56 W_DISABLE1# (I)(0/3.3V) PEWAKE0# (I/O)(0/3.3V) 55 52 PERST0# (I)(0/3.3V) GND 51 50 SUSCLK(32kHz) (I)(0/3.3V) GND 51 48 COEX_RXD (I)(0/1.8V) GND 47 44 COEX3 (I/O)(0/1.8V) GND 43 42 VENDOR DEFINED PETR0 41 40 VENDOR DEFINED PETR0 41 40 VENDOR DEFINED GND 39 38 VENDOR DEFINED PERR0 37 34 DP_ML0p GND 33 32 DP_ML0p GND 29 28 DP_ML1p DP_ML2p 27 24 GND 23 22 DP_AUXn DP_ML2p 27 24 GND 23 22 DP_AUXn DP_ML2p 27 24 GND GND 23 22 DP_AUXn	60	I2C_CLK (I)(0/1.8V)		
56 W_DISABLE1# (I)(0/3.3V) PEWAKE0# (I/O)(0/3.3V) 55 54 W_DISABLE2# (I)(0/3.3V) 53 53 50 SUSCLK(32kHz) (I)(0/3.3V) GND 51 50 SUSCLK(32kHz) (I)(0/3.3V) GND 51 48 COEX_RXD (I)(0/1.8V) GND 49 44 COEX3 (I/O)(0/1.8V) GND 45 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PERD0 37 36 GND PERP0 35 32 DP_ML0p GND 33 32 DP_ML0p GND 29 26 DP_ML1p GND 23 20 DP_AUXp DP_ML2p 27 24 GND GND 23 20 DP_AUXn DP_ML3p 21 18 GND GND 23 20 DP_AUXn Module Key A Module Key A	58	I2C_DATA (I/O)(0/1.8V)	· · · · · · · · · · · · · · · · · · ·	
54 W_DISABLE2# (I)(0/3.3V) CLKRE00# (I/O)(0/3.3V) 53 52 PERST0# (I)(0/3.3V) GND 51 50 SUSCLK(32kH2) (I)(0/3.3V) REFCLKn0 49 48 COEX_RXD (I)(0/1.8V) REFCLKp0 47 46 COEX_TXD (O)(0/1.8V) GND 45 42 VENDOR DEFINED PETn0 43 40 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PETP0 41 38 VENDOR DEFINED PERp0 35 34 DP_ML0p GND 33 32 DP_ML0p GND 29 26 DP_ML1P GND 29 26 DP_ML1P DP_ML2p 27 20 DP_AUXp DP_ML3p 21 21 DP_AUXp DP_ML3P 21 20 DP_AUXA Module Key A Module Key A 4 Module Key A Module Key A Module Key A 4 Module Key A <t< td=""><td>56</td><td>W_DISABLE1# (I)(0/3.3V)</td><td></td><td></td></t<>	56	W_DISABLE1# (I)(0/3.3V)		
52 PERST0# (I)(0/3.3V) GND 51 50 SUSCLK(32kH2) (I)(0/3.3V) REFCLKn0 49 48 COEX_RXD (I)(0/1.8V) REFCLKp0 47 46 COEX_TXD (O)(0/1.8V) REFCLKp0 47 44 COEX_TXD (O)(0/1.8V) GND 45 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED GND 39 36 GND PERp0 35 34 DP_ML0P GND 33 30 GND PERp0 35 32 DP_ML0P GND 29 26 DP_ML1P DP_ML2P 27 24 GND GND 29 26 DP_ML1p DP_ML2P 27 22 DP_AUXn DP_ML3P 21 20 DP_AUXn DP_ML3P 21 38 GND DP_ML3P 21 38 GND Module Key A Module Key A 6	54	W_DISABLE2# (I)(0/3.3V)		
50 SUSCLK(32KH2) (I)(0/3.3V) REFCLKn0 49 48 COEX_RXD (I)(0/1.8V) REFCLKp0 47 46 COEX_TXD (O)(0/1.8V) GND 45 44 COEX_3 (I/O)(0/1.8V) GND 43 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED GND 39 38 VENDOR DEFINED PERn0 37 36 GND PERp0 35 34 DP_ML0p GND GND 33 OP_ML0p GND 29 28 DP_ML1p OP_ML2p 27 24 GND GND 23 22 DP_AUXn DP_ML3p 21 20 DP_AUXn DP_ML3n 19 18 GND Module Key A Module Key A Module Key A Module Key A Module Key A 17 16 LED_2# (O)(OD) Module Key A Module Key A 17 16 LED_1# (O)(OD) GN	52	PERST0# (I)(0/3.3V)		
48 COEX_RXD (I)(0/1.8V) REFCLKp0 47 46 COEX_TXD (O)(0/1.8V) GND 45 44 COEX3 (I/O)(0/1.8V) PETn0 43 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED GND 39 38 VENDOR DEFINED PERn0 37 36 GND PERp0 35 34 DP_ML0p GND GND 33 30 GND GND 29 28 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2p 27 25 23 23 29 23 24 Module Key A Module Key A 4 4 4 4 4 4 4 4	50	SUSCLK(32kHz) (I)(0/3.3V)		
46 COEX_TXD (O)(0/1.8V) GND 45 44 COEX3 (I/O)(0/1.8V) PETn0 43 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED GND 39 38 VENDOR DEFINED GND 39 36 GND PERn0 37 34 DP_ML0p GND 33 30 GND GND 33 30 GND GND 29 26 DP_ML1p DP_ML2p 27 24 GND GND 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXp DP_MLDIR GND (In)/ 3.3V (Out)/NC (I/O) 17 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A 4 Module Key A Module Key A Module Key A Module Key A 6 LED_1# (O)(OD) GND 7 5 4 3.3 V UDB_D+ 3	48	COEX_RXD (I)(0/1.8V)		
44 COEX3 (I/O)(0/1.3V) PETn0 43 42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED GND 39 38 VENDOR DEFINED GND 39 36 GND PERn0 37 34 DP_ML0p GND 33 30 GND GND 33 30 GND GND 29 28 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2p 27 24 GND GND 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DP_ML3n 19 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 6 LED_1# (O)(OD) GND 7 4 3.3 V UBB_D+ 5	46		-	
42 VENDOR DEFINED PETp0 41 40 VENDOR DEFINED GND 39 38 VENDOR DEFINED GND 39 36 GND PERn0 37 34 DP_ML0p GND 33 32 DP_ML0n GND 33 30 GND GND 29 28 DP_ML1p GND 29 26 DP_ML1n DP_ML2p 27 24 GND GND 23 20 DP_AUXn DP_ML3p 21 20 DP_AUXn DP_ML3n 19 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) GND 7 5 4 3.3 V UBB_D+ 5	44	COEX3 (I/O)(0/1.8V)		
40 VENDOR DEFINED GND 39 38 VENDOR DEFINED PERn0 37 36 GND PERp0 35 34 DP_ML0p GND 33 32 DP_ML0n GND 33 30 GND GND 29 28 DP_ML1p GND 29 26 DP_ML1n DP_ML2p 27 24 GND GND 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DL_ML3n 19 18 GND 33.V 17 Module Key A Module Key A Module Key A 17 Module Key A Module Key A Module Key A 17 6 LED_1# (O)(OD) GND 7 5 4 3.3 V UBB_D+ 5	42	VENDOR DEFINED		
38 VENDOR DEFINED PERn0 37 36 GND PERp0 35 34 DP_ML0p GND 33 32 DP_ML0n GND 33 30 GND GND 29 28 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2p 27 24 GND GND 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DP_ML3p 21 20 DP_AUXn DP_ML3n 19 18 GND DP_ML0(In)/ 3.3V (Out)/NC (I/O) 17 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3	40	VENDOR DEFINED		
36 GND PERp0 35 34 DP_ML0p GND 33 32 DP_ML0n GND 33 30 GND PDP_MPD (I/O)(0/3.3V) 31 28 DP_ML1p GND 29 26 DP_ML1n DP_ML2p 27 26 DP_AUXp GND 23 22 DP_AUXp GND 23 20 DP_AUXn DP_ML3p 21 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 6 LED_1# (O)(OD) GND 7 4 33.V UDB_D+ 5	38			
34 DP_ML0p GND 33 32 DP_ML0n DP_MPD (I/O)(0/3.3V) 31 30 GND 29 28 DP_ML1p GND 29 26 DP_ML1n DP_ML2p 27 24 GND 23 23 20 DP_AUXp GND 23 20 DP_AUXn DP_ML3p 21 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) GND 7 5 4 3.3 V UDB_D+ 3	36			
32 DP_ML0n DP_HPD (I/O)(0/3.3V) 31 30 GND 29 28 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2p 27 24 GND 23 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DL_ML3n 19 18 GND DP_MLDIR GND (In)/ 3.3V (Out)/NC (I/O) 17 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 5 4 3.3 V UDB_D+ 5 3		-	· · · · ·	
30 GND 29 28 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2n 25 24 GND 33 33 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DP_ML3n 19 18 GND DP_ML0(In)/ 3.3V (Out)/NC (I/O) 17 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3				
28 DP_ML1p DP_ML2p 27 26 DP_ML1n DP_ML2n 25 24 GND 23 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DL_ML3n 19 18 GND DP_MLDIR GND (In)/ 3.3V (Out)/NC (I/O) 17 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3				
26 DP_ML1n 25 24 GND 23 22 DP_AUXp DP_ML3p 21 20 DP_AUXn DL_ML3n 19 18 GND 000 17 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3		-		
22 DP_AUXp DP_ML3p 21 20 DP_AUXn DP_ML3p 21 18 GND DL_ML3n 19 16 LED_2# (O)(OD) Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) USB_D- 5 3.3 V UDB_D+ 3				
20 DP_AUXn DP_ML3p 21 18 GND DL_ML3n 19 16 LED_2# (O)(OD) DP_MLDIR GND (In)/ 3.3V (Out)/NC (I/O) 17 Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A Module Key A 7 6 LED_1# (O)(OD) USB_D- 5 3.3 V UDB_D+ 3				
18 GND DL_ML3n 19 16 LED_2# (O)(OD) DP_MLDIR GND (In)/ 3.3V (Out)/NC (I/O) 17 16 Module Key A Module Key A Module Key A 16 Module Key A Module Key A Module Key A 16 Module Key A Module Key A Module Key A 16 Module Key A Module Key A Module Key A 17 Module Key A Module Key A Module Key A 16 LED_1# (O)(OD) Module Key A Module Key A 16 3.3 V UDB_D+ 5		· · · · · · · · · · · · · · · · · · ·	-	
16LED_2# (O)(OD)Module Key AModule Key AGND43.3 V23.3 V				
Module Key A Module Key A Module Key A GND Module Key A JUSB_D- Module Key A JUDB_D+	16	LED_2# (O)(OD)		17
Module Key A Module Key A Module Key A GND 1 LED_1# (O)(OD) 1 3.3 V 2 3.3 V		Module Key A		
Module Key A Module Key A Module Key A GND 7 6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3		Module Key A		
Module KeyA A GND 7 6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3		Module Key A	-	
6 LED_1# (O)(OD) USB_D- 5 4 3.3 V UDB_D+ 3		Module KeyA A		7
4 3.3 V UDB_D+ 3 2 3.3 V 3	6	LED_1# (O)(OD)		
2 3.3 V	4	3.3 V		
	2	3.3 V	GND	1

Table 23. Display Port Based Module Solution Pinouts (Module Key A)

Pin	Signal	Signal	Pin
74	3.3V	GND	75
		RESERVED/REFCLKn1	73
72	3.3V	RESERVED/REFCLKp1	71
70	UIM_POWER_SRC/GPIO1/PEWAKE1#	GND	69
68	UIM_POWER_SNK/CLKREQ1#		
66	UIM_SWP/PERST1#	RESERVED/PETn1	67
64	RESERVED	RESERVED/PETp1	65
		GND	63
62	ALERT# (O)(0/1.8 V)	RESERVED/PERn1	61
60	I2C_CLK (I)(0/1.8 V)	RESERVED/PERp1	59
58	I2C_DATA (I/O)(0/1.8 V)	· · · · · · · · · · · · · · · · · · ·	
56	W_DISABLE1# (I)(0/3.3V)	GND	57
54	W_DISABLE2# (I)(0/3.3V)	PEWAKE0# (I/O)(0/3.3V)	55
52	PERST0# (I)(0/3.3V)	CLKREQ0# (I/O)(0/3.3V)	53
50	SUSCLK(32kHz) (I)(0/3.3V)	GND	51
48	COEX_RXD (I)(0/1.8V)	REFCLKn0	49
40	COEX_TXD (0)(0/1.8V)	REFCLKp0	47
		GND	45
44 42	COEX3(I/O)(0/1.8V) VENDOR DEFINED	PETn0	43
40	VENDOR DEFINED	PETp0	41
38	VENDOR DEFINED	GND PERn0	39 37
36	N/C	PERp0	37
34	N/C	GND	33
32	N/C Module Key E	Module Key E	
	-	Module Key E	
	Module Key E	Module Key E	
	Module Key E	Module Key E	
	Module Key E	N/C	23
22	N/C	N/C	21
20	N/C	N/C	19
18	GND	N/C	17
16	LED_2# (O)(OD)	Module Key A	
	Module Key A	Module Key A	
	Module Key A	Module Key A	
	Module Key A	Module Key A	
	Module Key A	GND	7
6	LED_1# (O)(OD)	USB_D-	5
4	3.3 V	USB_D+	3
2	3.3 V	GND	1

Table 24. Socket 1 Module Pinouts (Module Key A-E)

3.1.16. Socket 1 Based Soldered-down Module Pinouts

All pinouts tables in this section are written from the module point of view when referencing signal directions.

This section contains the module pinouts maps for Type 2226, Type 1216, and Type 3026 LGA soldered-down modules:

- □ Figure 98 shows the Type 2226 SDIO Based Module-side Pinout
- □ Figure 99 shows the Type 1216 SDIO Based Module-side Pinout
- Figure 100 shows the Type 3026 Display Port Pinouts Extension Over an SDIO Based Moduleside Pinout




Figure 98. Type 2226 SDIO Based Module-side Pinout




Figure 99. Type 1216 SDIO Based Module-side Pinout




Figure 100. Type 3026 Display Port Pinouts Extension Over an SDIO Based Module-side Pinout

In this LGA pattern, the unique pins for Display Port are located on the two outer columns of the pads while the center pinouts pattern is the exact same pinouts of Type 2226. This is done so that a land pattern footprint suitable for Type 3026 on the platform motherboard can also accommodate the regular Type 2226 as an alternate option (a drop in replacement).

3.2. WWAN/SSD/Other Socket 2 Module Interface Signals

The socket 2 module interface signals are listed in Table 25.

Table 25. Socket 2 System Interface Signal Table

Interface	Signal Name	I/O	Function	Voltage
Power and	+3.3 V (5 pins)	I	3.3 V source.	3.3 V
Ground	VIO 1.8V	I	1.8 V I/O source (low current)	1.8 V
	GND (11 pins)		Return current path.	0 V
Communication- specific Signals	SUSCLK	Ι	32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. SUSCLK will have a duty cycle that can be as low as 30% or as high as 70%. 200 ppm.	3.3 V
	W_DISABLE1#	I	Active low, debounced signal when applied by the system it will disable radio operation on the add-in cards that implement radio	3.3 V
	W_DISABLE2#	I	frequency applications. When implemented, these signals require a pull-up resistor on the card.	1.8 V
	LED_1# ¹	0	Open drain, active low signal. These signals are used to allow the add-in card to provide status indicators via LED devices that will be provided by the system.	3.3 V
	COEX_RXD COEX_TXD COEX3	 0 /0	Coexistence between WWAN and WiFi+BT on Socket 1. UART TxD and RxD signals per BT-SIG coexistence protocol + an undefined signal.	1.8 V
Supplemental Communication- Specific Signals	FULL_CARD_POWER_ OFF#	I	A single control to turn Off the WWAN solution. It is Active Low. This is only required on Tablet devices working directly off VBAT.	1.8 V Nominal/ 3.465 V Max
	RESET#	I	A single control to Reset the WWAN solution. Active Low. This is needed when working in systems/platforms running directly off VBAT.	1.8 V
	GPIO_[011] ²	I/O	These signals form a block of programmable signals which can be used to perform various functions. See Table 26 for specific functions performed.	1.8 V

¹ LED_1# is valid for SSDs as well

 $^{^{2}}$ GPIO[9] may be defined as LED_1#, IPC_7, or SATA DAS/DSS#. Host systems should use the CONFIG pins (see 3.2.13), or other mechanisms, to ensure that these signals are fully electrically compatible, or that no electrically incompatible signals are driven onto these pins of an M.2 module prior to discovery of the module type,

Interface	e Signal Name I/O Function			
Supplemental Communication- specific Signals continued	ANTCTL[03]	I/O	These signals are used for Antenna Control. Two modes of operation are supported: GPIO and RFFE (see 3.2.11.5, Antenna Control).	1.8 V Nominal/ 2.8 V Max
	IPC_[07]	I/O	Pins to facilitate IPC signals exchanged between the host and the card. Functions are BTO/CTO.	1.8 V
	AUDIO[03] I/O Pins for the use of audio. Two modes are supported: I2S and SLIMBus (see section 3.2.11.3.2, Audio Signals).			1.8 V
	WAKE_ON_WWAN#	0	Used to wake the platform by the WWAN device.	1.8 V
	DPR	Ι	This signal is an input directly to the WWAN module from a suitable SAR sensor. The specific implementation will be determined by the module vendor and their customer.	1.8 V
PCI-e	PERp0, PERn0/ PETp0, PETn0 PERp1, PERn1/ PETp1, PETn1	I/O	PCIe TX/RX Differential signals defined by the <i>PCI Express CEM Specification</i> .	
	REFCLKp/ REFCLKn	Ι	PCIe Reference Clock signals (100 MHz) defined by the <i>PCI Express CEM Specification</i> .	
	PERST#	I	PCIe -Reset is a functional reset to the card as defined by the <i>PCIe Mini CEM Specification</i> .	3.3 V ³ 1.8 V ⁴
	CLKREQ#	I/O	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification. Open Drain with pull up on platform. Active Low; Also used by L1 PM Substates.	3.3 V ³ 1.8 V ⁴
	PEWAKE#/OBFF	I/O	PCIe WAKE#. Open Drain with pull up on platform. Active Low when used as PEWAKE#. When the add-in module supports wakeup, this signal is used to request that the system return from a sleep/suspend state to service a function initiated wake event. When the add-in module supports OBFF mechanism, the signal is used by the system to indicate OBFF or CPU Active State transitions.	3.3 V ³ 1.8 V ⁴
M-PCIe	MPERp0, MPERn0/ MPETp0, MPETn0	I/O	M-PCIe TX/RX Differential Signals defined by the PCI Express Base Specification.	
	MREFCLKp/MREFCLKn	I	M-PCIe Reference Clock Signals defined by the PCI Express Base Specification.	

Interface	Signal Name	I/O	Function	Voltage		
USB	USB D+, USB D-	I/O	USB Data \pm Differential defined in the USB 2.0 Specification.			
USB3.0	USB3.0-Rx+, USB3.0-Rx- USB3.0-Tx+, USB3.0-Tx-	I/O	USB3.0 TX/RX Differential signals defined by the USB 3.0 specification.			
HSIC	HSIC-DATA, HSIC-STROBE	I/O	HSIC Data and Strobe signals as functionally defined by the HSIC Electrical Specification.	1.2 V		
SSIC	SSIC-RxP, SSIC-RxN SSIC-TxP, SSIC-TxN	I/O	SSIC Tx/Rx Differential signals defined in the SSIC specification.			
SATA	SATA-A+, SATA-A-/ SATA-B+, SATA-B-	I/O	Refer to the Serial ATA Specification.			
	DEVSLP	I				
	DAS/DSS#	I/O				
SSD Specific Signals	Reserved for MFG_DATA/Reserved for MFG_CLOCK		Dedicated Data and Clock pins for SSD Manufacturing. Not to be connected to in the platform system.			
	ALERT#	0	Alert notification to master; Open Drain with pull-up on platform; Active low.	1.8 V		
	SMB_CLK	I/O	SMBus Clock; Open Drain with pull-up on platform.	1.8 V		
	SMB_DATA	I/O	SMBus Data; Open Drain with pull-up on platform.	1.8 V		
User Identity Module (UIM) Signals	SIM_DETECT	I	This is an indication to the modem to detect the SIM insertion/removal. It is usually connected to the SIM reader SW pin and is card type dependent.	1.8 V		
	UIM_RESET	0	UIM reset signal. Compliant to the ISO/IEC 7816-3 specification (RST).			
	UIM_PWR	0	Power source for the UIM. Compliant to the ISO/IEC 7816-3 Specification (VCC).			
	UIM_CLK	0	UIM clock signal. Compliant to the ISO/IEC 7816-3 Specification (CLK).			
	UIM_DATA	I/O	UIM data signal. Compliant to the <i>ISO/IEC</i> 7816-3 specification (I/O).			

Interface	Signal Name	I/O	Function	Voltage
Module Configuration Pins	CONFIG_03	0	These signals provide the means to indicate the specific configuration of the module as well as indication of whether a module is present or not. The meaning of each of the 16 possible decodes is shown in Table 29.	0 V (GND) /NC
			These signals should either be grounded or left No Connect to build the decode required for a given module type.	
			The host must provide a pull up resistor for each of these signals to either 1.8 V or 3.3 V.	
Modular Vendor Defined Pins	VENDOR_PORT_(A, B, C)	I/O	These signals are Vendor defined. Example definitions can be found in the Annex section.	

3.2.1. Power Sources and Grounds

PCI Express M.2 Socket 2 utilizes a single power sources (3.3 V) to power the main circuitry on the module similar to that of Socket 1. The voltage source (+3.3 V) is expected to be available during the system's stand-by/suspend state to support wake event processing on the communications card. In socket 2, there is provision for five 3.3 V pins to enable higher continuous current if required.

Some of the higher frequency signals require additional isolation from surrounding signals using the concept of interleaving ground (GND) pins separating signals within the connector. These pins should be treated as a normal ground pin with connections immediately made to the ground planes within a card design.

A low current consumption 1.8 V supply pin called VIO1.8V is used to supply the on-module I/O buffer circuitry operating at 1.8 V. System platforms that make use of pinouts that include VIO1.8V must bring this source voltage to the relevant pin in the socket connector.

3.2.2. PCI Express Interface

The PCI Express interface supported in Socket 2 is a two Lane interface intended for either WWAN, SSD, or other devices that need this sort of host interface. See sections 3.1.2, *PCI Express Interface* and 3.1.3, *PCI Express Auxiliary Signals* in this specification for more information.

3.2.3. M-PCle

M-PCIe combines the protocols of PCI Express with the physical layer based on the MIPI[®] Alliance M-PHY.

3.2.4. USB Interface

See section 3.1.5, USB Interface for a detailed description of the USB signals.

3.2.5. HSIC Interface

High-Speed Inter-Chip USB (HSIC) is a low power, chip-to-chip interconnect which is 100% host driver compatible with traditional USB cable-connected topologies. HSIC is a 2-signal (HSIC_STROBE, HSIC_DATA) serial interface which only supports the USB High-Speed 480 Mbps data rate. HSIC may be used through a connectorized interface taking into consideration the electrical limitations identified by the HSIC standard:

Data/strobe trace length (TL) < 10 cm

□ Data/strobe trace propagation skew (TS) < 15 ps

The current version of the HSIC specification is available at: http://www.usb.org/developers/docs/

3.2.6. SSIC Interface

SuperSpeed USB Inter-Chip (SSIC) is a chip-to-chip interconnect interface defined as a supplement to the USB 3.0 Specification. SSIC augments USB 3.0 in that the physical layer of the interconnect is based on the MIPI® Alliance M-PHY rather than the external cable-capable PHY of traditional SuperSpeed USB. This method better optimizes power, cost, and EMI robustness appropriate for being used for embedded inter-chip interfaces. All higher-layer aspects (software, transaction protocol, etc.) of SSIC follow the USB 3.0 specification.

SSIC – Inter-Chip Supplement to the USB 3.0 Specification, Revision 1.0 as of May 3, 2012; available from <u>http://www.usb.org/developers/docs/</u> and located within the USB 3.0 Specification download package.

3.2.7. USB3.0 Interface

The USB 3.0 Specification defines all electrical characteristics, enumeration, protocol, and management features to support USB 3.0 (SuperSpeed).

The SuperSpeed differential transmit lines (SSTX+, SSTX-) are required to implement the transmit path of a USB 3.0 SuperSpeed interface. These pins shall be connected to the transmitter differential pair in the system and to the receiver differential pair on the module.

Likewise, SuperSpeed differential receive lines (SSRX+, SSRX-) are required to implement the receive path of a USB 3.0 SuperSpeed interface. These pins shall be connected to the receiver differential pair in the system and to the transmitter differential pair on the module.

The current version of the USB 3.0 SuperSpeed specification is available at: <u>http://www.usb.org/developers/docs/.</u> Also refer to the SSIC interface regarding USB3.0.

3.2.8. SATA Interface (Informative)

SATA is a high-speed serialized ATA data link interface (specifying Phy, Link, Transport, and Application layers) for hard and solid state drives as defined by the *Serial ATA International Organization* (refer to the *Serial ATA Specification*).

3.2.8.1. **DEVSLP**

The DEVSLP (Device Sleep) pin is used to inform a SATA device that it should enter the DevSleep Interface Power state (refer to the *Serial ATA Specification*).

3.2.8.2. **DAS/DSS#**

The DAS (Drive activity Signal) is driven by a SATA device to indicate that an access is occurring. Hosts may also use the same signal for DSS# (Disable Staggered Spin-up) and other functions (refer to the *Serial ATA Specification*).

3.2.9. User Identity Module (UIM) Interface

The UIM interface signals are defined on the system connector to provide the interface between the UIM and an M.2 add-in card (ex. WWAN, NFC). The UIM contains parameters necessary for the WWAN device's operation in a wireless wide area network radio environment. The UIM signals are described in the following paragraphs for M.2 add-in cards that support the off-card UIM interface.

There may be up to two instances of UIM on an M.2 add-in card.

3.2.9.1. **UIM_PWR**

Refer to ISO/IEC 7816-3 for more details on the voltage and current tolerance requirements for the UIM_PWR power source. Note that the UIM grounding requirements can be provided by using any GND pin. Only M.2 add-in cards that support a UIM card shall connect to this pin. If the add-in card has UIM support capabilities, it must support the UIM_PWR power source at the appropriate voltage for each class of operating conditions (for example voltage) supported as defined in *ISO/IEC 7816-3*. UIM_PWR maps to contact number C1 as defined in *ISO/IEC 7816-2*.

3.2.9.2. **UIM_RESET**

The UIM_RESET signal provides the UIM card with the reset signal. Refer to *ISO/IEC 7816-3* for more details on the functional and tolerance requirements for the UIM_RESET signal. Only M.2 add-in cards that support a UIM card shall connect to this pin.

UIM_RESET maps to contact number C2 as defined in ISO/IEC 7816-2.

3.2.9.3. UIM_CLK

This signal provides the UIM card with the clock signal. Refer to *ISO/IEC 7816-3* for more details on the functional and tolerance requirements for the UIM_CLK signal. Only M.2 add-in cards that support a UIM card shall connect to this pin.

UIM_CLK maps to contact number C3 as defined in ISO/IEC 7816-2.

3.2.9.4. **UIM_DATA**

This signal is used as output (UIM reception mode) or input (UIM transmission mode) for serial data. Refer to *ISO/IEC 7816-3* for more details on the functional and tolerance requirements for the UIM_DATA signal. Only M.2 add-in cards that support a UIM card shall connect to this pin.

UIM_DATA maps to contact number C7 as defined in ISO/IEC 7816-2.

3.2.9.5. **SIM_DETECT**

This signal is used to detect the insertion and removal of a SIM device in the SIM socket. With a Normal Short SIM Card connector, PUSH-PUSH type, the detect switch is normally shorted to ground when no SIM card is inserted. When the SIM is inserted, the SIM_DETECT will transition from a logic 0 to a logic 1 state. The rising edge will indicate insertion of the SIM card. When the SIM is pulled out, the SIM_DETECT will transition from the logic1 to a logic 0.

This falling edge will indicate the pulling out of the SIM card. The M.2 module monitoring this signal will treat the rising/falling edge or the actual logic state as an interrupt, that when triggered, the module will act accordingly.

This will require a weak pull-up on the module tied to its 1.8 V power rail.

An example of a typical implementation can be seen in Figure 101.




Figure 101. Typical SIM Detect Circuit Implementation

3.2.10. Communication-specific Signals

3.2.10.1. Suspend Clock

See section 3.1.12.1, Suspend Clock for a more detailed description of the SUSCLK signal.

3.2.10.2. Status Indicators

See section 3.1.12.2, Status Indicators, for a more detailed description of the LED_1# signal.

3.2.10.3. W_DISABLE# Signals

See section 3.1.12.3, *W_DISABLE# Signal* for a more detailed description of the W_DISABLE1# and W_DISABLE2# signals. It should be noted that this W_DISABLE2# of Socket 2 operates at 1.8 V levels.

3.2.10.4. Coexistence Signals

See section 3.1.12.4, *Coexistence Signals* for a more detailed description of the COEX_TXD, COEX_RXD, and COEX3 signals.

3.2.11. Supplemental Communication-specific Signals

3.2.11.1. FULL_CARD_POWER_OFF#

FULL_CARD_POWER_OFF# is an active low input signal that is used to turn off the entire module. If FULL_CARD_POWER_OFF# is de-asserted (i.e., driven high (\geq 1.19 V)) the Module shall be enabled. If FULL_CARD_POWER_OFF# is asserted (i.e., driven low (\leq 0.2 V) or Tri-stated), the module shall be shut down.

The FULL_CARD_POWER_OFF# pin shall be pulled low on the module with a weak pull-down resistor of >20 k Ω . The module design shall ensure that the operation of this pin is asynchronous to any other interface operation.

FULL_CARD_POWER_OFF# must be 3.3 V tolerant but may be driven by either 1.8 V or 3.3 V GPIO.

3.2.11.2. **RESET#**

Asynchronous RESET# pin, active low. Whenever this pin is active, the modem will immediately be placed in a Power On reset condition. Care should be taken not to activate this pin unless there is a critical failure and all other methods of regaining control and/or communication with the WWAN sub-system have failed.

CAUTION: Triggering the RESET# signal will lead to loss of all data in the modem and the removal of system drivers. It will also disconnect the modem from the network.

3.2.11.3. General Purpose Input Output Pins

The GPIO0–11 pins have configurable assignments. There are four possible functional pinouts configurations. These four configurations are called Port Config 0–3. In each Port Configuration, each GPIO is defined as a specific functional pin. The GPIO pin assignments are listed in Table 26.

	Pin	Port Config_0 ¹	Port Config_1 ²	Port Config_2 ³	Port Config_3 ⁴
GPIO_0	40	GNSS_SCL	GNSS_SCL	SIM_DET2	IPC_0
GPIO_1	42	GNSS_SDA	GNSS_SDA	UIM_DATA2	IPC_1
GPIO_2	44	GNSS_IRQ	GNSS_IRQ	UIM_CLK2	IPC_2
GPIO_3	46	SYSCLK	GNSS_0	UIM_RST2	IPC_3
GPIO_4	48	TX_BLANKING	GNSS_1	UIM_PWR2	IPC_4
GPIO_5	20	AUDIO_0	AUDIO_0	RFU	AUDIO_0
GPIO_6	22	AUDIO_1	AUDIO_1	RFU	AUDIO_1
GPIO_7	24	AUDIO_2	AUDIO_2	RFU	IPC_5/AUDIO_2
GPIO_8	28	AUDIO_3	AUDIO_3	RFU	IPC_6/AUDIO_3
GPIO_9 ^{5,6}	10	LED_1#	LED_1#	LED_1#	DAS/DSS#/IPC_7
GPIO_10	26	W_DISABLE2#	W_DISABLE2#	W_DISABLE2#	HSIC_STROBE
GPIO_11	23	WAKE_ON_WWAN#	WAKE_ON_WWAN#	WAKE_ON_WWAN#	HSIC_DATA

Table 26. GPIO Pin Function Assignment per Port Configuration

¹ GNSS+Audio version 1

² GNSS+Audio version 2

³ 2nd UIM/SIM Support

⁴ HSIC Support

⁵ Platform Providers may choose to implement IPC sideband instead of the LED_1# to optimize their design

⁶ Some host platforms (ex. tablets) may not require support for SSD. In such configurations, Host Platform Providers may choose to implement IPC_7 on GPIO_9 instead of DAS/DSS#

3.2.11.3.1. GNSS Signals

GNSS_SCL

Input clock for I2C interface for transfer of location data. External device is bus master. For use as a low power interface for location data when host CPU is in low power mode.

GNSS_SDA

Bi-directional data interface for I2C. For transfer of location data to/from external device (such as a sensor hub).

GNSS_IRQ

Interrupt signal – bi directional to provide on demand GNSS data to/from external device (such as a sensor hub). Goal is provide a low power interface for location data when host CPU is in low power mode.

SYSCLK

A clock generated by the WWAN module to provide a means to synchronize the internal WWAN sub system on the WWAN module to an external GNSS device that may reside on the Connectivity module (e.g. Socket 1) or elsewhere on the platform. Used in conjunction with TX_BLANKING signal. Frequency of operation (and clock type) will be dependent on the specific implementation to be used. This is outside the scope of this standard and must be determined as a BTO feature.

TX_BLANKING

This signal is active high and will be asserted to indicate when the WWAN sub system is engaged in radio transmission activity which would swamp the GNSS signal being received by an off WWAN module GNSS device. This signal is used in conjunction with SYSCLK signal – specific operation will be dependent on the specific implementation to be used. This is outside the scope of this standard and must be determined as a BTO feature.

GNSS_0-1

These are pins reserved for proprietary GNSS functions which will be part of BTO on a VENDOR DEFINED basis (Figure 102).




Figure 102. Example of a Connection of the GNSS Signals in a Platform Using M.2 Modules

3.2.11.3.2. Audio Signals

AUDIO 0-3 pins are reserved for Audio use. Specific implementations will be part of a BTO option determined specifically by the module vendor and their customers. Supported options and functions are listed in Table 27.

	Pin Mode and Function							
M.2 Audio Pins	I2S Mode			SLIM	Bus Mode			
Pin Name	Function	Direction	Voltage	Function	Direction	Voltage		
Audio_0	I2S_CLK	I/O	1.8 V	SLIMBus_CLK	0	1.8 V		
Audio_1	I2S_RX	I	1.8 V	SLIMBus_DAT	I/O	1.8 V		
Audio_2	I2S_TX	0	1.8 V	Reserved				
Audio_3	I2S_WS	I/O	1.8 V	Reserved				

Table 27. Audio Pin Mode and Function Assignment

3.2.11.3.3. Second UIM Signals

UIM Interface is used to support Dual SIM operation and consists of the following signals:

```
□ SIM_DET2, UIM_DATA2, UIM_CLK2, UIM_RST2, UIM_PWR2
```

For specific pin definitions see section 3.2.9.

Given Set Use RFU – Reserved for Future Use

These pins are not yet assigned as part of this standard but will be allocated as the need arises. These pins cannot be used for any function in this configuration matrix and should be avoided and treated as No Connects at this time.

3.2.11.3.4. IPC[0..7] Signals

These pins may be used for inter-processor communications between the host and the card. The signals assigned to the pins are BTO/CTO.

3.2.11.3.5. WAKE_ON_WWAN# Signal

The WAKE_ON_WWAN# signal is used to wake up the host. It is open drain and needs to be pulled up at the host side. When the WWAN needs to wake up the host, it will output a 1 second logic low pulse, shown in Figure 103.




Figure 103. WAKE_ON_WWAN# Signal

3.2.11.4. **DPR Signal**

The optional DPR (Dynamic Power Reduction) signal is used by wireless devices to assist in meeting regulatory SAR (Specific Absorption Rate) requirements for RF exposure. The signal is provided by a host system proximity sensor to the wireless device to provide an input trigger causing a reduction in the radio transmit output power.

The required value of the power reduction will vary between different host systems and is left to the host platform OEM and card vendor to determine, along with the specific implementation details. The assertion and de-assertion of DPR is asynchronous to any system clock. All transients resulting from the proximity sensor need to be de-bounced by system circuitry.

3.2.11.5. Antenna Control

ANTCTL(0-3) are provided to allow for the implementation of antenna tuning solutions. The number of antenna control lines required will depend on the application and antenna/band requirements.

The functional definition of the antenna control pins are OEM-specific and should be coordinated between the host platform OEM and card vendors. The ordered labeling of these signals in this specification is intended to help establish consistent implementations—where practical—across multiple instances of cards in the host platform. Supported options are listed in Table 28.

Table 28. Antenna Control Pin Mode and Function Assignment

M.2 Antenna	Pin Mode and Function							
Control	G	PIO Mode		RFFE Mode				
Pin Name	Function	Direction	Voltage	Function	Direction	Voltage		
ANTCTL0	GPIO0 (LSB)	0	1.8 V ¹	Reserved				
ANTCTL1	GPIO1	0	1.8 V ¹	RFFE_SDATA	I/O	1.8 V		
ANTCTL2	GPIO2	0	1.8 V ¹	RFFE_SCLK	0	1.8 V		
ANTCTL3	GPIO3 (MSB)	0	1.8 V ¹	RFFE_VIO	0	1.8 V		

¹ In GPIO Mode operating voltage for pins is 1.8 V Nominal, BUT can be up to 2.8 V to allow direct operation of antenna controllers using multiple silicon technologies.

3.2.12. SSD Specific Signals

3.2.12.1. Reserved for MFG CLOCK and DATA

There are two module pins that are dedicated as SSD Manufacturing pins. Their purpose is dependent on implementation of the vendor. These pins must be no-connect on the motherboard.

3.2.12.2. SMBus Interface

The SMBus interface supported in SSD Socket 2 is intended as optional side band management interface for SSD applications. SMBus is a three wire interface (ALERT# signal is optional) through which various system component chips can communicate with each other and with rest of the system. It is based on the principles of operation of I2C. Refer to the *SMBus Specification* for details of the operation.

3.2.12.2.1. ALERT# Signal

The ALERT# signal is intended to indicate to the platform/system that the SMBus device requires attention. This GPIO can be used to establish specific communication/signaling to the host from the device. This signal is Active Low.

3.2.12.2.2. SMB_DATA Signal

The SMB_DATA signal is used to transfer the data packets between the host and the device according to the SMBus protocol. The speed supported on this line depends on the host SMB_CLK signal speeds and the device processing capability.

3.2.12.2.3. SMB_CLK Signal

The SMB_CLK signal provides the clock signaling from the SMBus master to the SMBus slave device to be able to decode the data on the SMB_DATA line.

3.2.13. Configuration Pins

Socket 2 Key B pinout incorporates four configuration pins which can assist the platform to identify the presence of an Add-In card in the socket and identify card Type, Host I/F it utilizes, and, in the case of WWAN, Port Configuration for the GPIO0–11 interface pins.

The operation of this configuration interface is as follows:

□ Pins CONFIG_0..3

These pins are grounded or left N/C on the Module per the desired configuration attached to the Host device when plugged into the Socket 2. All configuration pins should be read and decoded by the host platform to recognize the indicated module configuration and host interface supported as listed in Table 29.

- □ On the platform side, each of the CONFIG_0..3 signals needs to be fitted with a pull-up resistor. Based on the state of the configuration pins on the module, being tied to GND or left No Connect (N/C), the sensed pins will create a 4-bit logic state that require decoding.
- □ This configuration scheme will ensure that a module and its configuration can always be detected

	M	odule Configu	Iration Decod	es	Module Type and	
State #	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75	CONFIG_3 (Pin 1)	Main Host Interface ¹	Port Configuration ²
0	GND	GND	GND	GND	SSD – SATA	N/A
1	GND	N/C	GND	GND	SSD – PCle	N/A
2	GND	GND	N/C	GND	WWAN – PCle	0
3	GND	N/C	N/C	GND	WWAN – PCle	1
4	GND	GND	GND	N/C	WWAN – USB 3.0	0
5	GND	N/C	GND	N/C	WWAN – USB 3.0	1
6	GND	GND	N/C	N/C	WWAN – USB 3.0	2
7	GND	N/C	N/C	N/C	WWAN – USB 3.0	3
8	N/C	GND	GND	GND	WWAN – SSIC	0
9	N/C	N/C	GND	GND	WWAN – SSIC	1
10	N/C	GND	N/C	GND	WWAN – SSIC	2
11	N/C	N/C	N/C	GND	WWAN – SSIC	3
12	N/C	GND	GND	N/C	WWAN – PCle	2
13	N/C	N/C	GND	N/C	WWAN – PCle	3
14	N/C	GND	N/C	N/C	RFU	N/A
15	N/C	N/C	N/C	N/C	No Module Present	N/A

Table 29.Socket 2 Module Configuration

¹ USB 2.0 supported on all WWAN configurations (HSIC supported on WWAN configuration 3)

² Applicable to WWAN only

3.2.14. Vendor Defined Pins

Socket 2 incorporates 14 Vendor defined pins arranged in the following three pin location groupings in the pinout:

- □ VENDOR_PORT_A (four pins)
- □ VENDOR_PORT_B (six pins)
- □ VENDOR_PORT_C (four pins)

While these ports have been grouped in the pinout to enable potential functional groupings, it should be noted that all these pins are fully vendor defined in a BTO agreement between the customer and vendor. Alternate arrangements with or without groupings are possible to enable any desired functionality using 14 vendor defined signals.

Typically these pins are assumed to be GPIO that are at 1.8 V I/O level. However, it is possible to define vendor defined pins as host interface signals that may have other associated voltage levels with the desired signals.

Some of the vendor defined pins (specifically the VENDOR_PORT_C pins) have been placed strategically between GND pins to enable optimized differential signal operation with improved isolation from adjacent signals.

The 14 allocated vendor defined pins provide many potential combinations of features and functions that can be implemented using these signals in a BTO mode of operation and agreement between customer and vendor. Some examples are given in the Annex.

3.2.15. Socket 2 Connector Pinout Definitions

All pinouts tables in this section are written from the module point of view when referencing signal directions.

3.2.15.1. Socket 2 Key B Pinout Definitions

The following tables list the signal pinouts for the module edge card connector:

- □ Table 30. Socket 2 Key B SSIC-based WWAN Module Pinouts
- □ Table 31. Socket 2 Key B USB3.0-based WWAN Module Pinout
- **Table 32.** Socket 2 Key B PCIe-based WWAN Module Pinout

All three of these WWAN pinouts also support legacy USB2.0-based WWAN solutions or optionally HSIC.

See Table 29 for a list of Socket 2 configuration bits on the Module used to identify the desired pinouts and Port Configuration.

Table 33 lists the SATA-based SSD solution and Table 34 lists the PCIe Multi-lane based SSD solution.

The pinouts in Table 33 and Table 34 utilize a dual module key scheme to enable these solutions to also plug into a Socket 3 connector if available in the platform. The CONFIG_1 pin in these pinouts is equivalent to the PEDET signal used in Socket 3.

Pin	Signal	Signal	Pin
74	3.3 V	CONFIG_2 (States 8, 9, 10, 11)	75
72	3.3 V	GND	73
70	3.3 V	GND	71
68		CONFIG_1 (States 8, 9, 10, 11)	69
	SUSCLK(32kHz) (I)(0/3.3V)	RESET# (I)(0/1.8V)	67
66	SIM_DETECT (I)	ANTCTL3 (O)(0/1.8V)	65
64	COEX_TXD (O)(0/1.8V)	ANTCTL2 (O)(0/1.8V)	63
62	COEX_RXD (I)(0/1.8V)	ANTCTL1 (O)(0/1.8V)	61
60	COEX3 (I/O)(0/1.8V)	ANTCTL0 (O)(0/1.8V)	59
58	N/C	GND	57
56	N/C	N/C	55
54	N/C	N/C	53
52	N/C	GND	51
50	N/C GPIO_4 - TX_BLANKING/GNSS_1/UIM_PWR2/IPC_4	N/C	49
48	(I/O)(0/1.8V)	N/C	47
46	GPIO_3 - SYSCLK/GNSS_0/UIM_RST2/IPC_3 (I/O)(0/1.8V)	GND	45
44	GPIO_2 - GNSS_IRQ/GNSS_IRQ/UIM_CLK2/IPC_2 (I/O)(0/1.8V) GPIO_1 - GNSS_SDA/GNSS_SDA/UIM_ DATA2/IPC_1	N/C	43
42	(I/O)(0/1.8V)	N/C	41
40	GPIO_0 - GNSS_SCL/GNSS_SCL/SIM_ DET2/IPC_0 (I/O)(0/1.8V)	GND	39
38	N/C	SSIC-RxP	37
36	UIM_PWR (O)	SSIC-RxN	35
34	UIM_DATA (I/O)	GND	33
32	UIM_CLK (O)	SSIC-TxP	31
30	UIM_RESET (O)	SSIC-TxN	29
28	GPIO_8 - AUDIO_3/AUDIO_3/RFU/IPC_6-AUDIO_3 (I/O) (0/1.8V)	GND	27
26	GPIO_10 - W_DISABLE2#/W_DISABLE2#/W_DISABLE2# (I/O) (0/1.8V) /HSIC_STROBE (I/O) (0/1.2V)	DPR (I)(0/1.8V)	25
24	GPIO_7 - AUDIO_2/AUDIO_2/RFU/IPC_5-AUDIO_2 (I/O) (0/1.8V)	GPIO_11 - WoWWAN#/WoWWAN#/WoWWAN#	23
22	GPIO_6 - AUDIO_1/AUDIO_1/RFU/AUDIO_1 (I/O)(0/1.8V)	(O)(0/1.8V)/HSIC_DATA (I/O)(0/1.2V) CONFIG_0 = NC	21
20	GPIO_5 - AUDIO_0/AUDIO_0/RFU/AUDIO_0 (I/O)(0/1.8V)	MODULE KEY B	21
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	GND	11
10	GPIO_9 - LED_1#/LED_1#/LED_1# (O)(OD)(0/3.3V) /IPC_7 (I/O)(0/1.8V)	USB_D-	9
8	W_DISABLE1# (I)(0/3.3V)	USB_D+	7
6	FULL_CARD_POWER_OFF# (I)(0/1.8V or 3.3V)	GND	5
4	3.3 V	GND	3
2	3.3 V		5

Table 30.	Socket 2 Key B SSIC-based WWAN Module Pinouts
-----------	---

Pin	Signal	Signal	Pin
74	3.3 V	CONFIG_2 (States 4, 5, 6, 7)	75
74	3.3 V	GND	73
		GND	71
70	3.3 V	CONFIG_1 (States 4, 5, 6, 7)	69
68	SUSCLK(32kHz) (I)(0/3.3V)	RESET# (I)(0/1.8V)	67
66	SIM_DETECT (I)	ANTCTL3 (O)(0/1.8V)	65
64	COEX_TXD (O)(0/1.8V)	ANTCTL2 (O)(0/1.8V)	63
62	COEX_RXD (I)(0/1.8V)	ANTCTL1 (O)(0/1.8V)	61
60	COEX3 (I/O)(0/1.8V)	ANTCTL0 (O)(0/1.8V)	59
58	N/C	GND	57
56	N/C	N/C	55
54	N/C	N/C	53
52	N/C	GND	51
50		N/C	49
48	GPIO_4 - TX_BLANKING/GNSS_1/UIM_ PWR2/IPC_4 (I/O)(0/1.8V)	N/C	47
46	GPIO_3 - SYSCLK/GNSS_0/UIM_RST2/IPC_3 (I/O)(0/1.8V)	GND	47
44	GPIO_2 - GNSS_IRQ/GNSS_IRQ/UIM_ CLK2/IPC_2 (I/O)(0/1.8V)	N/C	43
42	GPIO_1 - GNSS_SDA/GNSS_SDA/UIM_ DATA2/IPC_1 (I/O)(0/1.8V)	N/C	41
40	GPIO_0 - GNSS_SCL/GNSS_SCL/SIM_ DET2/IPC_0 (I/O)(0/1.8V)	GND	39
38	N/C	USB3.0-Rx+	37
36	UIM-PWR (O)	USB3.0-Rx-	35
34		GND	33
32		USB3.0-Tx+	31
30		USB3.0-Tx-	29
28	GPIO_8 - AUDIO_3/AUDIO_3/RFU/IPC_6-AUDIO_3 (I/O) (0/1.8V) GPIO_10 - W_DISABLE2#/W_DISABLE2#/W_DISABLE2# (I/O)	GND	27
26	(0/1.8V)/HSIC_STROBE (I/O) (0/1.2V)	DPR (I)(0/1.8V)	25
24 22	GPIO_7 - AUDIO_2/AUDIO_2/RFU/IPC_5-AUDIO_2 (I/O) (0/1.8V) GPIO_6 - AUDIO_1/AUDIO_1/RFU/AUDIO_1 (I/O)(0/1.8V)	GPIO_11-WoWWAN#/WoWWAN#/WoWWAN# (O)(0/1.8V)/HSIC_DATA (I/O)(0/1.2V)	23
20		CONFIG_0 = GND	21
20	GPIO_5 - AUDIO_0/AUDIO_0/RFU/AUDIO_0 (I/O)(0/1.8V) MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	GPIO_9 - LED_1#/LED_1#/LED_1# (O)(OD)(0/3.3V) /IPC_7	GND	11
10	(I/O)(0/1.8V)	USB_D-	9
8	W_DISABLE1# (I)(0/3.3V)	USB_D+	7
6	FULL_CARD_POWER_OFF# (I)(0/1.8V)	GND	5
4	3.3 V	GND	3
2	3.3 V	CONFIG_3 = NC	1
L		001110_0=110	I

Table 31. Socket 2 Key B USB3.0-based WWAN Module Pinout

Pin	Signal	Signal	Pin
74	3.3 V	CONFIG_2 (States 2, 3, 12, 13)	75
		GND	73
72	3.3 V	GND	71
70	3.3 V	CONFIG_1 (States 2, 3, 12, 13)	69
68	SUSCLK(32kHz) (I)(0/3.3V)	RESET# (I)(0/1.8V)	67
66	SIM_DETECT (I)		
64	COEX_TXD (O)(0/1.8V)	ANTCTL3 (O)(0/1.8V)	65
62	COEX_RXD (I)(0/1.8V)	ANTCTL2 (O)(0/1.8V) ANTCTL1 (O)(0/1.8V)	63 61
60	COEX3 (I/O)(0/1.8V)		59
58	N/C	ANTCTL0 (O)(0/1.8V) GND	57
56	N/C	REFCLKp	55
54	PEWAKE# (I/O)(0/3.3V)	REFCLKn	53
52	CLKREQ# (I/O)(0/3.3V)		53 51
50	PERST# (I)(0/3.3V)	GND	49
48	GPIO_4 - TX_BLANKING/GNSS_1/UIM_PWR2/IPC_4 (I/O)(0/1.8V*)	PERp0	
46	GPIO_3 - SYSCLK/GNSS_0/UIM_RST2/IPC_3 (I/O)(0/1.8V*)	PERn0	47
44	GPIO_2 - GNSS_IRQ/GNSS_IRQ/UIM_CLK2/IPC_2 (I/O)(0/1.8V*)	GND	45
42	GPIO_1 - GNSS_SDA/GNSS_SDA/UIM_DATA2/IPC_1	PETp0	43
40	(I/O)(0/1.8V*) GPIO_0 - GNSS_SCL/GNSS_SCL/SIM_DET2/IPC_0 (I/O)(0/1.8V*)	PETn0	41
38	N/C	GND	39
36	UIM-PWR (O)	PERp1	37
34	UIM-DATA (I/O)	PERn1 GND	35 33
32	UIM-CLK (O)	PETp1	31
30	UIM-RESET (O)	PETn1	29
28	GPIO_8 - AUDIO_3/AUDIO_3/RFU/IPC_6-AUDIO_3 (I/O) (0/1.8V)	GND	27
26	GPIO_10 - W_DISABLE2#/W_DISABLE2#/W_DISABLE2# (I/O)(0/1.8V)/HSIC_STROBE (I/O) (0/1.2V)	DPR (I)(0/1.8V)	25
24 22	GPIO_7 - AUDIO_2/AUDIO_2/RFU/IPC_5-AUDIO_2 (I/O) (0/1.8V) GPIO_6 - AUDIO_1/AUDIO_1/RFU/AUDIO_1 (I/O)(0/1.8V)	GPIO_11 - WoWWAN#/WoWWAN#/WoWWAN# (O)(0/1.8V)/HSIC_DATA (I/O)(0/1.2V)	23
		CONFIG_0 (States 2, 3, 12, 13)	21
20	GPIO_5 - AUDIO_0/AUDIO_0/RFU/AUDIO_0 (I/O)(0/1.8V)	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	GND	11
10	GPIO_9 - LED_1#/LED_1#/LED_1# (O)(OD)(0/3.3V) /IPC_7 (I/O)(0/1.8V)	USB_D-	9
8	W_DISABLE1# (I)(0/3.3V)	USB_D+	7
6	FULL_CARD_POWER_OFF# (I)(0/1.8V)	GND	5
4	3.3 V	GND	3
2	3.3 V	CONFIG_3 (States 2, 3, 12, 13)	3 1

Table 32. Socket 2 Key B PCIe-based WWAN Module Pinout

Table 33. Socket 2 Key B-M SATA-based SSD Module Pinout

Pin	Signal	Signal	Pin
74	3.3V	CONFIG_2 = GND	75
		GND	73
72	3.3V	GND	71
70	3.3V	CONFIG_1 = GND	69
68	SUSCLK(32kHz) (I)(0/3.3V)		67
	MODULE KEY M	MODULE KEY M	67
	MODULE KEY M	MODULE KEY M	
	MODULE KEY M	MODULE KEY M	
	MODULE KEY M		
58	Reserved for MFG_CLOCK	MODULE KEY M	
56	Reserved for MFG_DATA	GND	57
54	N/C	N/C	55
52	N/C	N/C	53
50	N/C	GND	51
48	N/C	SATA-A+	49
46	N/C	SATA-A-	47
44	ALERT# (O)(0/1.8V)	GND	45
42	SMB_DATA (I/O)(0/1.8V)	SATA-B-	43
40	SMB_CLK (I/O)(0/1.8V)	SATA-B+	41
38	DEVSLP (I)	GND	39
36	N/C —	N/C	37
34	N/C	N/C	35
32	N/C	GND	33
30	N/C —	N/C	31
28	N/C	N/C	29
26	N/C	GND	27
24	N/C —	N/C	25
22	N/C —	N/C	23
20	N/C	CONFIG_0 = GND MODULE KEY B	21
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B		4.4
10	DAS/DSS# (I/O) —	N/C	11
8	N/C -	N/C N/C	9
6	N/C	N/C N/C	5
4	3.3V	GND	3
2	3.3V	CONFIG_3 = GND	3
			1

Pin	Signal	Signal	Pin
74	3.3 V	CONFIG_2 = GND	75
		GND	73
72	3.3 V	GND	71
70	3.3 V	CONFIG_1 = NC	69
68	SUSCLK(32kHz) (I)(0/3.3V)		
	MODULE KEY M	N/C	67
	MODULE KEY M	MODULE KEY M MODULE KEY M	
	MODULE KEY M	MODULE KEY M	
	MODULE KEY M	MODULE KEY M	
58	Reserved for MFG_CLOCK	GND	57
56	Reserved for MFG_DATA		57
54	PEWAKE# (I/O)(0/3.3V)	REFCLKp	55
52	CLKREQ# (I/O)(0/3.3V)	REFCLKn	53
50	PERST# (I)(0/3.3V)	GND	51
48	N/C	PERp0	49
46	N/C	PERn0	47
44	ALERT# (O)(0/1.8V)	GND	45
42	SMB_DATA (I/O)(0/1.8V)	PETp0	43
40	SMB_CLK (I/O)(0/1.8V)	PETn0 GND	41
38	N/C	PERp1	39 37
36	N/C	PERp1	37
34	N/C	GND	33
32	N/C	PETp1	33
30	N/C	PETn1	29
28	N/C	GND	23
26	N/C	N/C	25
24	N/C	N/C	23
22	N/C	CONFIG_0 = GND	21
20	N/C	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	MODULE KEY B	
	MODULE KEY B	N/C	11
10	LED_1#	N/C	9
8	N/C	N/C	7
6	N/C	N/C	5
4	3.3 V	GND	3
2	3.3 V	CONFIG_3 = GND	1

Table 34. Socket 2 Key B-M PCIe-based SSD Module Pinout

3.2.15.2. Socket 2 Key C Pinout Definitions

Table 35. Socket 2 Key C WWAN Module Pinout

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	GND	73
	ANTCTL3 GPIO3 (MSB) (0)/RFFE_VIO (0) (0/1.8V)	RESET# (I) (0/1.8V)	71
70		COEX_TXD (O) (0/1.8V)	69
68	ANTCTL2 GPIO2 (0)/REF_SCLK (0) (0/1.8V)	COEX_RXD (I) (0/1.8V)	67
66	ANTCTL1 GPIO1 (O)/REF_SDATA (I/O) (0/1.8V)	GND	65
64	ANTCTL0 GPIO0 (O) (0/1.8V)	VENDOR_PORT_C_3	63
62	RESERVED		
60	VENDOR_PORT_B_5	VENDOR_PORT_C_2	61
58	VENDOR_PORT_B_4		59
56	RESERVED	VENDOR_PORT_C_1	57
54	VENDOR_PORT_B_3	VENDOR_PORT_C_0	55
52	VENDOR_PORT_B_2	GND	53
50	VENDOR_PORT_B_1	M/REFCKLP	51
48	VENDOR_PORT_B_0	MREFCLKN	49
46	PEWAKE# (I/O) (0/1.8V)	GND	47
44	CLKREQ# (I/O) (0/1.8V)	M/PERp0; SSIC-RxP; USB3.0-Rx+	45
42	PERST# (I) (0/1.8V)	M/PERn0; SSIC-RxN; USB3.0-Rx-	43
40	SIM DETECT2 (I) (0/1.8V)	GND	41
38	UIM2-PWR (O)	M/PETp0; SSIC-TxP; USB3.0-Tx+	39
36	UIM2-DATA (I/O)	M/PERn0; SSIC-TxN; USB3.0-Tx- GND	37 35
34	UIM2-CLK (O)	SIM DETECT1 (I) (0/1.8V)	33
32	UIM2-RESET (O)	UIM1_PWR (O)	31
30	AUDIO1 I2S_WS (I/O) (0/1.8V)	UIM1_DATA (I/O)	29
28	AUDIO1 I2S_TX (O) (0/1.8V)	UIM1_CLK (0)	23
26	AUDIO1 I2S_RX (I) SLIMUS_DAT (I/O) (0/1.8V)	UIM1_RESET (0)	25
24	AUDIO1 I2S_CLK (I/O) SLIMUS_CLK (I/O) (0/1.8V)	MODULE KEY C	20
	MODULE KEY C	MODULE KEY C	
	MODULE KEY C	MODULE KEY C	
	MODULE KEY C	MODULE KEY C	
	MODULE KEY C	VIO1.8V	15
20	VENDOR_PORT_A_3	FULL_CARD_POWER_OFF# (I) (0/1.8V)	13
12	VENDOR_PORT_A_2	DPR (I) (0/1.8V)	11
10	VENDOR_PORT_A_1	GND	9
8	VENDOR_PORT_A_0	USB_D-	7
6	3.3 V	USB_D+	5
4	3.3 V	GND	3
2	3.3 V	GND	1

3.3. SSD Socket 3 Module Interface Signals

Table 36 contains a list of the Socket 3 module interface signals.

Table 36. Socket 3 System Interface Signal Table

Interface	Signal Name	I/O	Function	Voltage
Power and	+3.3 V (9 pins)	1	3.3 V source.	3.3 V
Grounds	GND (14 pins)		Return current path.	0 V
PCle	PERp0, PERn0/ PETp0, PETn0 PERp1, PERn1/ PETp1, PETn1 PERp2, PERn2/ PETp2, PETn2 PERp3, PERn3/ PETp3, PETn3	I/O	PCIe TX/RX Differential signals defined by the <i>PCI Express CEM Specification</i> .	
	REFCLKp/ REFCLKn	I	PCIe Reference Clock signals (100 MHz) defined by the <i>PCI Express CEM Specification</i> .	
	PERST#	I	PCIe Reset is a functional reset to the card as defined by the <i>PCIe Mini CEM Specification</i> .	3.3 V
	CLKREQ#	I/O	Clock Request is a reference clock request signal as defined by the PCIe Mini CEM specification; Open Drain with pull up on platform; Active Low; Also used by L1 PM Substates.	3.3 V
	PEWAKE#/OBFF	I/O	PCIe WAKE#. Open Drain with pull up on platform. Active Low when used as PEWAKE#. When the add-in module supports wakeup, this signal is used to request that the system return from a sleep/suspend state to service a function initiated wake event. When the add-in module supports OBFF mechanism, the signal is used by the system to indicate OBFF or CPU Active State transitions.	3.3 V
SATA	SATA-A+, SATA-A-/SATA-B+, SATA-B-	I/O	Refer to the Serial ATA Specification.	1
	DEVSLP	I		
	DAS/DSS#	I/O		
SSD Specific Signals	SUSCLK	I	32.768 kHz clock supply input that is provided by the platform chipset to reduce power and cost for the module. SUSCLK will have a duty cycle that can be as low as 30% or as high as 70%. 200 ppm.	3.3 V
	PEDET	0	Host I/F Indication; To be grounded for SATA, No Connect for PCIe.	0 V/NC
	Reserved for MFG_DATA		Manufacturing Data line. Used for SSD manufacturing only. Not used in normal operation. Pins should be left N/C in platform Socket.	

Interface	Signal Name	I/O	Function	Voltage
	Reserved for MFG_CLOCK		Manufacturing Clock line. Used for SSD manufacturing only. Not used in normal operation. Pins should be left N/C in platform Socket.	
	LED_1#	0	Open drain, active low signal. This signal is used to allow the add-in card to provide status indication via LED device that will be provided by the system.	3.3 V
	ALERT#	0	Alert notification to master; Open Drain with pull up on platform; Active Low	1.8 V
	SMB_CLK	I/O	SMBus clock; Open Drain with pull up on platform	1.8 V
	SMB_DATA	I/O	SMBus clock; Open Drain with pull up on platform	1.8 V

3.3.1. Power and Grounds

PCI Express M.2 Socket 3 utilizes a single 3.3 V power source similar to that of Socket 1 and 2. The voltage source, +3.3 V, is expected to be available during the system's stand-by/suspend state to support wake event processing on the communications card. In socket 3, there is provision for nine 3.3 V pins to enable high continuous current, the same as in Socket 2 if required. The higher number of pins will help to reduce further the IR drop on the connector.

Some of the higher frequency signals require additional isolation from surrounding signals using the concept of interleaving ground (GND) pins separating signals within the connector. These pins should be treated as a normal ground pin with connections immediately made to the ground planes within a card design.

3.3.2. PCI Express Interface

The PCI Express interface supported in Socket 3 is a four lane PCI Express interface intended for premium SSD devices that need this sort of host interface. Socket 3 can also support SSD devices that make use of only two lanes PCI Express and are able to be plugged in Socket 2 with the aid of a Dual Module key. See section 3.1.2 in this specification for a detailed description of the PCIe signals.

3.3.3. SATA Interface (Informative)

SATA is a high-speed serialized ATA data link interface (specifying Phy, Link, Transport, and Application layers) for hard and solid state drives as defined by the Serial ATA International Organization (refer to the *Serial ATA Specification*).

3.3.3.1. **DEVSLP**

The DEVSLP (Device Sleep) pin is used to inform a SATA Device that it should enter a DevSleep Interface Power state (refer to the *Serial ATA Specification*).

3.3.3.2. **DAS/DSS#**

The DAS (Drive Activity Signal) is driven by the SATA device to indicate that an access is occurring. Hosts may also use the same signal for DSS# (Disable Staggered Spin-up) and other functions (refer to the *Serial ATA Specification*).

3.3.4. SSD Specific Signals

3.3.4.1. SUSCLK

See section 3.1.12.1 in this specification for a detailed description of the SUSCLK (Suspend Clock) signal.

3.3.4.2. **PEDET**

The interface detect can be used by the host computer to determine the communication protocol that the M.2 card uses; SATA signaling (low) or PCIe signaling (high) in conjunction with a platform located pull-up resistor.

3.3.4.3. Reserved for MFG Clock & Data

There are two module pins that are dedicated as SSD Manufacturing pins. Their purpose is dependent on implementation of the vendor. These pins must be no-connect on the motherboard.

3.3.4.4. Status Indicators (LED_1#)

See section 3.1.12.2, Status Indicators, for a more detailed description of the LED_1# signal.

3.3.4.5. SMBus Interface

The SMBus interface supported in SSD Socket 3 is intended as optional side band management interface for SSD applications. See section 3.2.12.2, SMBus Interface, in this specification for more information.

3.3.5. Socket 3 Connector Pinout Definitions

All pinouts tables in this section are written from the module point of view when referencing signal directions.

Table 37 and Table 38 list the signal pinouts for the module edge card connector. Table 37 lists the SATA based solution pinouts. Table 38 lists the PCIe Multi-lane based solution pinouts.

Pin	Signal	Signal	Pin
74	3.3V	GND	75
72	3.3V	GND	73
		GND	71
70	3.3V	PEDET (GND-SATA)	69
68	SUSCLK(32kHz) (I)(0/3.3V)	N/C	67
	CONNECTOR KEY M	CONNECTOR KEY M	01
	CONNECTOR KEY M		
	CONNECTOR KEY M	CONNECTOR KEY M	
	CONNECTOR KEY M	CONNECTOR KEY M	
50		CONNECTOR KEY M	
58	Reserved for MFG_CLOCK	GND	57
56	Reserved for MFG_DATA	N/C	55
54	N/C	N/C	53
52	N/C N/C	GND	51
50 48	N/C N/C	SATA-A+	49
40	N/C	SATA-A-	47
40	ALERT# (O) (0/1.8V)	GND	45
42	SMB_DATA (I/O) (0/1.8V)	SATA-B-	43
40	SMB_CLK (I/O) (0/1.8V)	SATA-B+	41
38	DEVSLP (I)	GND	39
36	N/C	N/C	37
34	N/C	N/C	35
32	N/C	GND N/C	33 31
30	N/C N/C	N/C	29
28 26	N/C	GND	27
24	N/C	N/C	25
22	N/C	N/C GND	23 21
20	N/C	N/C	19
18	3.3V	N/C	17
16	3.3V	GND	15
14	3.3V	N/C	13
12	3.3V	N/C	11
10	DAS/DSS# (I/O) N/C	GND	9
8 6	N/C N/C	N/C	7
4	3.3V	N/C	5
2	3.3V	GND GND	3

Table 37. Socket 3 SATA-based Module Pinouts (Module Key M)

743.3VGND723.3VGND703.3VGND703.3VGND703.3VGND703.3VPEDET (NC-PCIe)68SUSCLK(32kHz) (I)(0/3.3V)N/CCONNECTOR KEY MCONNECTOR KEY MS8Reserved for MFG_CLOCK54PEWAKE# (I/O)(0/3.3V)50PERST# (I)(0/3.3V)50PERST# (I)(0/3.3V)50PERST# (I)(0/3.3V)6N/C48N/C44ALERT# (O)(0/1.8V)45SMB_DATA (I/O)(0/1.8V)46N/C40SMB_CLK (I/O)(0/1.8V)38N/C36N/C32N/C30N/C41N/C30N/C42SMD30N/C41N/C30N/C41N/C30N/C42SMD34N/C34N/C35N/C36N/C37S38N/C30N/C30N/C30N/C30N/C30N/C31S31S32N/C33S34N/C34N/C35S	75 73 71 69 67 67
72 3.3V GND 70 3.3V GND 70 3.3V PEDET (NC-PCIe) 68 SUSCLK(32kHz) (I)(0/3.3V) N/C CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M CONNECTOR KEY M 58 Reserved for MFG_CLOCK GND 56 Reserved for MFG_DATA REFCLKp 54 PEWAKE# (I/O)(0/3.3V) REFCLKn 50 PERST# (I)(0/3.3V) GND 50 PERST# (I)(0/3.3V) GND 48 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETp0 43 N/C GND 36 N/C PERp1 36 N/C PERp1 32 N/C PETp1	71 69
70 3.3V GND 70 3.3V PEDET (NC-PCle) 68 SUSCLK(32kH2) (I)(0/3.3V) N/C CONNECTOR KEY M CONNECTOR KEY M S8 Reserved for MFG_CLOCK 56 Reserved for MFG_DATA 54 PEWAKE# (I/O)(0/3.3V) 50 PERST# (I)(0/3.3V) 50 PERST# (I)(0/3.3V) 600 PERST# (I)(0/1.8V) 44 ALERT# (O)(0/1.8V) 44 ALERT# (O)(0/1.8V) 98 N/C 38 N/C 38 N/C 36 N/C 32 N/C 30 N/C	69
68SUSCLK(32kHz) (I)(0/3.3V)N/CCONNECTOR KEY MCONNECTOR KEY M58Reserved for MFG_CLOCK56Reserved for MFG_DATA54PEWAKE# (I/O)(0/3.3V)52CLKREQ# (I/O)(0/3.3V)50PERST# (I)(0/3.3V)50PERST# (I)(0/3.3V)48N/C46N/C44ALERT# (O)(0/1.8V)42SMB_DATA (I/O)(0/1.8V)43N/C36N/C32N/C30N/C	
CONNECTOR KEY MN/CCONNECTOR KEY MCONNECTOR KEY M58Reserved for MFG_CLOCK56Reserved for MFG_DATA54PEWAKE# (I/O)(0/3.3V)52CLKREQ# (I/O)(0/3.3V)50PERST# (I)(0/3.3V)50PERST# (I)(0/3.3V)6N/C48N/C44ALERT# (O)(0/1.8V)42SMB_DATA (I/O)(0/1.8V)43N/C40SMB_CLK (I/O)(0/1.8V)36N/C36N/C32N/C30N/C	67
CONNECTOR KEY MCONNECTOR KEY M58Reserved for MFG_CLOCK56Reserved for MFG_DATA54PEWAKE# (I/O)(0/3.3V)52CLKREQ# (I/O)(0/3.3V)50PERST# (I)(0/3.3V)50PERST# (I)(0/3.3V)50PERST# (I)(0/3.3V)6N/C48N/C44ALERT# (O)(0/1.8V)40SMB_CLK (I/O)(0/1.8V)38N/C36N/C32N/C30N/C	
CONNECTOR KEY MCONNECTOR KEY MCONNECTOR KEY MCONNECTOR KEY MCONNECTOR KEY MCONNECTOR KEY M58Reserved for MFG_CLOCKGND56Reserved for MFG_DATAREFCLKp54PEWAKE# (I/O)(0/3.3V)REFCLKn52CLKREQ# (I/O)(0/3.3V)GND50PERST# (I)(0/3.3V)PERp048N/CPERn046N/CGND44ALERT# (O)(0/1.8V)PETp042SMB_DATA (I/O)(0/1.8V)PETp043N/CPERn044ALERT# (I/O)(0/1.8V)PETp036N/CPERp134N/CGND32N/CPETp1	
CONNECTOR KEY MCONNECTOR KEY MCONNECTOR KEY MCONNECTOR KEY M58Reserved for MFG_CLOCKGND56Reserved for MFG_DATAREFCLKp54PEWAKE# (I/O)(0/3.3V)REFCLKn52CLKREQ# (I/O)(0/3.3V)GND50PERST# (I)(0/3.3V)PERp048N/CPERn046N/CPERn044ALERT# (O)(0/1.8V)PETp042SMB_DATA (I/O)(0/1.8V)PETp040SMB_CLK (I/O)(0/1.8V)GND38N/CPERp136N/CPERp134N/CGND32N/CPETp1	
CONNECTOR KEY MCONNECTOR KEY M58Reserved for MFG_CLOCKGND56Reserved for MFG_DATAREFCLKp54PEWAKE# (I/O)(0/3.3V)REFCLKn52CLKREQ# (I/O)(0/3.3V)GND50PERST# (I)(0/3.3V)GND50PERST# (I)(0/3.3V)GND48N/CPERp046N/CGND44ALERT# (O)(0/1.8V)PETp042SMB_DATA (I/O)(0/1.8V)PETp040SMB_CLK (I/O)(0/1.8V)PETn038N/CPERp136N/CPERp134N/CGND30N/CPETp1	
58 Reserved for MFG_CLOCK GND 56 Reserved for MFG_DATA REFCLKp 54 PEWAKE# (I/O)(0/3.3V) REFCLKn 52 CLKREQ# (I/O)(0/3.3V) GND 50 PERST# (I)(0/3.3V) GND 50 PERST# (I)(0/3.3V) GND 48 N/C PERp0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETp0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 36 N/C PERp1 34 N/C GND 32 N/C PETp1	
56 Reserved for MFG_DATA GND 54 PEWAKE# (I/O)(0/3.3V) REFCLKp 52 CLKREQ# (I/O)(0/3.3V) GND 50 PERST# (I)(0/3.3V) GND 48 N/C PERn0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETp0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 34 N/C GND 32 N/C PETp1	
54 PEWAKE# (I/O)(0/3.3V) REFCLKp 52 CLKREQ# (I/O)(0/3.3V) GND 50 PERST# (I)(0/3.3V) GND 48 N/C PERp0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETp0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 36 N/C PERp1 34 N/C GND 32 N/C PETp1	57
52 CLKREQ# (I/O)(0/3.3V) REFCLKn 50 PERST# (I)(0/3.3V) GND 48 N/C PERp0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETp0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 36 N/C PERp1 32 N/C GND 30 N/C PETp1	55
50 PERST# (I)(0/3.3V) PERp0 48 N/C PERn0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETp0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 36 N/C PERp1 32 N/C PETp1 30 N/C PETp1	53
48 N/C PERp0 46 N/C PERn0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETn0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 36 N/C PERn1 32 N/C PETp1	51
48 N/C PERn0 46 N/C GND 44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETn0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C PERp1 36 N/C PERn1 34 N/C GND 30 N/C PETp1	49
44 ALERT# (O)(0/1.8V) PETp0 42 SMB_DATA (I/O)(0/1.8V) PETn0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C GND 36 N/C PERp1 34 N/C GND 32 N/C PETp1 30 N/C PETp1	47
42 SMB_DATA (I/O)(0/1.8V) PETp0 40 SMB_CLK (I/O)(0/1.8V) PETn0 38 N/C GND 36 N/C PERp1 34 N/C GND 32 N/C PETp1 30 N/C PETp1	45
40 SMB_CLK (I/O)(0/1.8V) PEIn0 38 N/C GND 36 N/C PERp1 34 N/C GND 32 N/C GND 30 N/C PETp1	43
38 N/C GND 36 N/C PERp1 34 N/C GND 32 N/C PETp1	41
36 N/C PERp1 34 N/C PERn1 32 N/C GND 30 N/C PETp1	39
36 N/C PERn1 34 N/C GND 32 N/C PETp1	37
32 N/C GND 30 N/C PETp1	35
30 N/C PETp1	33
30 N/C	31
	29
28 N/C GND	27
26 N/C PERp2 24 N/C PERp2	25
22 N/C PERn2	23
20 N/C GND	21
18 3.3V PETp2	19
16 PEIn2 PEIn2	17
14 3.3V GND	15
12 3.3V PERp3	13
10 LED 1# (0) PERn3	11
8 N/C GND	9
6 N/C PETp3	7 5
2 3.3V GND	3

Table 38. Socket 3 PCIe-based Module Pinouts (Module Key M)

3.4. BGA SSD Interface Signals

Table 39 contains a list of the signals defined for BGA SSDs. The I/O direction indicated is from BGA module's perspective.

Table 39. BGA SSD System Interface Signal Table

Interface	Signal Name	I/O	Function	Voltage
Power and Grounds	+3.3 V (8 pins)	I	3.3 V source	3.3 V
	+1.8 V (12 pins)	I	1.8 V source	1.8 V
	+1.2 V (12 pins)	I	1.2 V source	1.2 V
	GND (104 pins)		Return current path	0 V
PCle	PERp0, PERn0/ PETp0, PETn0 PERp1, PERn1/ PETp1, PETn1 PERp2, PERn2/ PETp2, PETn2 PERp3, PERn3/ PETp3, PETn3	I/O	PCIe TX/RX Differential signals defined by the <i>PCI Express Card Electromechanical Specification</i> .	
	REFCLKp/ REFCLKn	I	PCIe Reference Clock signals (100 MHz) defined by the <i>PCI Express Card Electromechanical Specification</i> .	
			Note: This reference clock is the common ref clock that shall be used with PCIe.	
	PERST#	I	PE-Reset is a functional reset to the card as defined by the <i>PCI Express Mini Card Electromechanical Specification</i> .	1.8 V
	CLKREQ#	I/O	Clock Request is a reference clock request signal as defined by the <i>PCI Express Mini Card</i> <i>Electromechanical Specification</i> ; Also used by L1 PM Substates.	1.8 V
	PEWAKE#/OBFF	I/O	PCIe WAKE#. Open Drain with pull up on platform. Active Low when used as PEWAKE#. When the add-in module supports wakeup, this signal is used to request that the system return from a sleep/suspend state to service a function initiated wake event. When the add-in module supports OBFF mechanism, the signal is used by the system to indicate OBFF or CPU Active State transitions.	1.8 V
SATA	SATA-A+, SATA-A-/	I/O	Refer to Serial ATA Specification.	
	SATA-B+, SATA-B-			
	DEVSLP	I		
	DAS/DSS#	I/O		

Interface	Signal Name	I/O	Function	Voltage
SSD Specific Signals	SUSCLK	I	32.768 kHz clock supply input provided by the platform chipset to reduce power and cost for the module. SUSCLK will have a duty cycle that can be as low as 30% or as high as 70%. The tolerance for this clock is ± 100 ppm.	1.8 V
	PEDET	0	Host I/F Indication; To be grounded for SATA, No Connect for PCIe.	0 V/NC
	RFU		Reserved for future use.	
	DNU		Do not use. Manufacturing purpose only.	
SSD	XTAL_IN	1	Connection to crystal unit.	
Specific Optional	XTAL_OUT	0	Connection to crystal unit.	
Signals	CAL_P	N/ A	PHY calibration resistor.	
	RZQ_1, RZQ_2	N/ A	Memory or NAND calibration resistor.	
	JTAG_TRST#	I	Refer to JTAG Specification (IEEE 1149.1),	3.3 V
	JTAG_TCK	I	Test Access Port and Boundary Scan Architecture for definition of these balls.	
	JTAG_TMS	I		
	JTAG_TDI	1		
	JTAG_TDO	0		
	SMB_CLK	I/O	SMBus Clock, Open Drain with pull up on platform.	1.8 V
	SMB_DATA	I/O	SMBus Data, Open Drain with pull up on platform.	1.8 V
	ALERT#	0	Alert notification to master; Open Drain with pull up on platform; Active Low.	1.8 V
	DIAG0, DIAG1	I/O	Engineering test mode balls have been specified to allow for special access to DIAG for debug purposes.	

3.4.1. BGA SSD Specific Power and Grounds

In the BGA SSD, there is provision for eight 3.3 V, twelve 1.8 V, twelve 1.2 V, and 104 GND balls. Each ball shall tolerate a continuous load of up to 200 mA.

Note: While the maximum current that is possible to be passed to the BGA may be calculated by multiplying the number of power pins by 200 mA, actual power system requirements will be determined between the platform and BGA SSD vendors.

3.4.2. PCI Express Interface

3.4.2.1. **PERST#, CLKREQ#, PEWAKE#**

Definitions for these signals are the same as that in section 3.1.3, except that these signals are defined to be at signal levels of 1.8 V

See section 3.3.2 in this specification for a detailed description of the remaining PCIe signals.

3.4.3. SATA Interface (Informative)

See section 3.3.3, *SATA Interface (Informative)* in this specification for a detailed description of the SATA signals.

3.4.4. SSD Specific Signals

3.4.4.1. SUSCLK

Definition for this signal is the same as that in section 3.1.11.1, *UIM POWER SRC* in this specification, except that this signal is defined to be at signal levels of 1.8 V.

3.4.4.2. **PEDET**

The interface detect can be used by the host computer to determine the communication protocol that the M.2 module uses; SATA signaling (low) or PCIe signaling (high) in conjunction with a platform located pull-up resistor.

3.4.4.3. **RFU**

Signals documented as RFU are reserved for future use. These balls shall be soldered to a platform board, but shall be electrically no-connect on the host or the module.

3.4.4.4. **DNU (Do Not Use)**

Signals documented as DNU are for manufacturing only. These balls shall be soldered to a platform board, but shall be electrically no-connect on the host.

3.4.5. SSD Specific Optional Signals

Note: Physical balls need to be present on the package for these signals even if they are not being implemented.

3.4.5.1. CAL_P

This signal is optional and is not required to be connected on the SSD BGA component and is not required to be implemented on the platform boards. It is used as impedance reference for controller calibration.

3.4.5.2. **RZQ_1 and RZQ_2**

These signals are optional and are not required to be connected on the SSD BGA component and are not required to be implemented on the platform boards. These signals can be used as impedance reference for calibrating DRAM or NAND memory interface.

3.4.5.3. XTAL_OUT

This signal is optional and is not required to be connected on the SSD BGA component and is not required to be implemented on the platform boards. It connects to optional crystal output from BGA SSD module. Crystal unit characteristics are vendor specific.

3.4.5.4. XTAL_IN

This signal is optional and is not required to be connected on the SSD BGA component and is not required to be implemented on the platform boards. It connects to optional crystal output from the platform. Crystal unit characteristics are vendor specific.

3.4.5.5. JTAG Signals

This group of signals is optional. It is not required to be connected on the SSD BGA component and is not required to be implemented on the platform boards. IEEE Standard 1149.1 specifies the rules and permissions for designing an 1149.1-compliant interface. Inclusion of a *Test Access Port* (TAP) on a module allows boundary scan to be used for testing of the module on which it is installed. The TAP is comprised of five signals (the JTAG_TRST# signal is optional within the set of JTAG signals) that are used to interface serially with a TAP controller within the BGA based SSD device. The module vendor must specify TDO drive strength.

3.4.5.6. **SMBus Pins**

ALERT#, SMB_DATA and SMB_CLK signals are optional and are not required to be connected on the SSD BGA component and are not required to be implemented on the platform boards.

3.4.5.6.1. ALERT#

For a description of this signal, see section 3.2.12.2.1.

3.4.5.6.2. SMB_DATA

For a description of this signal, see section 3.2.12.2.2.

3.4.5.6.3. SMB_CLK

For a description of this signal, see section 3.2.12.2.3.

3.4.5.7. **DIAG0, DIAG1**

The DIAG0 and DIAG1 signals are optional for engineering or production implementation, are not required to be present on the SSD BGA component, and are not required to be implemented on the platform boards.

3.4.6. BGA SSD Soldered-Down Module Pin-out

All pinout tables in this section are written from the module point of view when referencing signal directions. This section contains the module-side pinout map for Type 1620 BGA module.

Figure 104 shows module-side ballmap for Type 1620 BGA. Figure 105 shows Type 1620 BGA module-side ballmap surrounded by Type 2024, Type 2228, and Type 2828 module-side ballmaps (Top View).

There are additional sizes of 2024, 2228, and 2828 defined for BGA SSD. Ballmaps for these sizes encompass the Type1620 ballmap with additional DNU balls for mechanical stability. See section 2.3.6, Soldered-Down Form Factors for BGA SSDs for details on the location of these DNU balls for various BGA package sizes.

Optional signals are shown in blue. The optional signals are CAL_P, XTAL_OUT, XTAL_IN, RZQ_1, RZQ_2, DIAG0, DIAG1, JTAG_TRST#, JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_TDO, SMB_CLK, SMB_DATA, and ALERT#.

The optional signals are handled as follows for the host and module.

□ Host:

- If not implemented, the landing pads shall not be electrically connected to the host.
- If implemented, the host routes the signals as described in this specification.
- □ Module
 - If not implemented, the balls shall not be electrically connected to the module.
 - If implemented, the module routes the signals as described in this specification.

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
A	DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU
в	DNU	DNU		DNU		CAL_P		DNU			DNU		DNU		DNU		DNU	DNU
с	GND	GND	GND	GND	GND	DNU	XTAL_OUT	XTAL_IN	DNU	RZQ_1	DNU	DNU	RFU	RFU	GND	DNU	DNU	DNU
D				REFCLKp	REFCLKn	GND	PERST#	CLKREQ#	+3.3 V	+3.3 V	GND	DNU	DIAG1	SUSCLK	RFU			
E	GND	GND	GND	GND	GND	GND	GND	DEVSLP	+3.3 V		GND	PEWAKE#	DIAG0	GND	GND	DNU	DNU	DNU
F				SATA-A+ / PERp0	SATA-A- /PERn0	GND								PEDET	RFU			
G	GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU
н				SATA-B+ /PETp0	SATA-B- /PETn0		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		RFU	RFU			
J	GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU
к				PERp1	PERn1		GND	GND	GND	GND	GND	GND		RFU	RFU			
L	GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	DNU	JTAG_ TRST#
М				PETp1	PETn1		RFU	RFU	GND	GND	RFU	RFU		RFU	RFU			
N	GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	JTAG_ TCK	JTAG_ TMS
Ρ				PERp2	PERn2		GND	GND	GND	GND	GND	GND		RFU	RFU			
R	GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	JTAG_ TDI	JTAG_ TDO
т				PETp2	PETn2		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		RFU	RFU			
U	GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	SMB_CLK	SMB_ DATA
v				PERp3	PERn3									RFU	RFU			
w	GND	GND	GND	GND	GND	GND	LED1#/ DAS	RFU	+3.3 V	+3.3 V	GND	RFU	RFU	GND	GND	DNU	DNU	ALERT#
Y				PETp3	PETn3	GND	DNU	DNU	+3.3 V	+3.3 V	GND	DNU	GND	DNU	DNU			
AA	GND	GND	GND	GND	GND	DNU	DNU	DNU	DNU	RZQ_2	DNU	DNU	DNU	GND	GND	DNU	DNU	DNU
AB	DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU
AC	DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU

= No Solder Ball

Figure 104. Type 1620 BGA Module-side Ballmap (Top View)

Туре	2828	-		▶ 1	2	3		4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Ï	Ē							→	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24			_	
¥	Туре			Туре	1620	-		_			→	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18				-			
Α	2228 ¥	Туре 2024		DN	IU DN	U							1					1																	DNU	DNU
в	Ă	v		DN	IU				DNU	DNU	DNU	DNU	DNU					†		†				<u>+</u>				DNU	DNU	DNU	DNU	DNU			-	DNU
С	в	A						Π	DNU	DNU	DNU		1	_				1												DNU	DNU	DNU				٦
D	с	в	11						DNU	DNU																					DNU	DNU			-	-
Е	D	С	┤↓	-					DNU																						-	DNU		-		-
F	Е	D	A	DN	U				DNU			DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU			DNU				DNU
G	F	Е	В									DNU	DNU		DNU		CAL_P		DNU			DNU		DNU		DNU		DNU	DNU							
Η	G	F		DN	IU					DNU		GND	GND	GND	GND	GND	DNU		XTAL_IN		RZQ_1	DNU	DNU	RFU	RFU	GND	DNU	DNU	DNU		DNU					DNU
J	H	G	D				_	_Ц							REFCLKp	REFCLKn	GND	PERST#	CLKREQ#		+3.3 V	GND	DNU	DIAG1	SUSCLK	RFU					\square					
К	J	н	E	DN	U		_	_	DNU			GND	GND	GND	GND	GND	GND	GND	DEVSLP	+3.3 V	+3.3 V	GND	PEWAKE#	DIAG0	GND	GND	DNU	DNU	DNU		└──	DNU				DNU
L	K	J	F												SATA- A+/PERp0	SATA-A- /PERn0	GND								PEDET	RFU										
Μ	L	ĸ	G	DN	IU				DNU			GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU			DNU				DNU
N	М	L	н												SATA- B+/PETp0	SATA-B- /PETn0		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		RFU	RFU										
Ρ	N	М	J						DNU			GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU			DNU			_	
R	Ρ	Ν	K												PERp1	PERn1		GND	GND	GND	GND	GND	GND		RFU	RFU										_
т	R	Ρ	L						DNU			GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	DNU	JTAG_ TRST#			DNU				
U	T	R	М												PETp1	PETn1		RFU	RFU	GND	GND	RFU	RFU		RFU	RFU										
v	U	т	N	Τ					DNU			GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	JTAG_ TCK	JTAG_ TMS			DNU				
W	٧	U	P												PERp2	PERn2		GND	GND	GND	GND	GND	GND		RFU	RFU										
Y	w	v	R						DNU			GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	JTAG_ TDI	JTAG_ TDO			DNU				٦
AA	Y	w	T	1				T							PETp2	PETn2		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		RFU	RFU										
AB	AA	Y	U	DN	IU			1	DNU			GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	SMB_C LK	SMB_ DATA			DNU			ſ	DNU
AC	AB	AA	V												PERp3	PERn3									RFU	RFU										
AD	AC	AB	w	DN	IU			П	DNU			GND	GND	GND	GND	GND	GND	LED1#/ DAS	RFU	+3.3 V	+3.3 V	GND	RFU	RFU	GND	GND	DNU	DNU	ALERT#			DNU			ſ	DNU
AE	AD	AC	Y												PETp3	PETn3	GND	DNU	DNU	+3.3 V	+3.3 V	GND	DNU	GND	DNU	DNU										
AF	AE	AD			IU					DNU		GND	GND	GND	GND	GND	DNU	DNU	DNU	DNU	RZQ_2		DNU	DNU	GND	GND	DNU	DNU	DNU		DNU				1	DNU
AG	AF	AE										DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU							
AH	AG	AF		C DN	IU				DNU		<u> </u>	DNU	DNU	_	DNU		DNU	_	DNU	_	L	DNU		DNU		DNU		DNU	DNU		\square	DNU	Ļ	\rightarrow		DNU
AJ		AG	1	4	_		-		DNU		<u> </u>	<u> </u>	<u> </u>																			DNU	∔	\rightarrow	\rightarrow	_
AK	AJ		+		_	_	_			DNU	DNI	-																		DAIL		DNU			\rightarrow	_
AL AM	AK AL	AJ	+	DN		_	_		DNU			DNU	DNU		<u> </u>	 	 	+	∤	∔ -				┢				DNU	DNU		DNU DNU	DNU		-+		DNU
AN	AL		\vdash		IU DN	U	+		DNU	DNU	DNU	DNO	DNO					<u>+</u>		†				<u> </u>				DNU	DNU	DNO						_
		-	-			_		Ty	ype ype	20	24																									
						-		Ľ)	уре	22	28																									

Figure 105. Type 1620 BGA Module-side Ballmap Surrounded by Type 2024, Type 2228, and Type 2828 Module-side Ballmaps (Top View)

— — Туре 2828

4. Electrical Requirements

CAUTION: M.2 modules are not designed or intended to support Hot-Swap or Hot-Plug connections. Performing Hot-Swap or Hot-Plug may pose danger to the M.2 module, to the system platform, and to the person performing this act.

4.1. 3.3 V Logic Signal Requirements

The 3.3 V card logic levels for single-ended digital signals (PEWAKE#, CLKREQ#, PERST#, SUSCLK, W_DISABLE#, UART_WAKE, DP_MLDIR, LED#) are given in Table 40. When used in the BGA SSD applications, the logic levels for WAKE#, CLKREQ#, PERST#, and SUSCLK are those shown in Table 41.

Table 40.	DC Specification for 3.3 V Logic Signaling	

Parameter	Condition	Min	Max	Unit	Notes
Supply Voltage		3.135	3.465	V	
Input High Voltage		2.0	3.6	V	5
Input Low Voltage		-0.5	0.8	V	5
Output Low Current for open-drain signals	0.4 V	4		mA	1
Output Low Current for open-drain signals	0.4 V	9		mA	2
Input Leakage Current	0 V to 3.3 V	-10	+10	μA	5
Output Leakage Current	0 V to 3.3 V	-50	+50	μA	5
Input Pin Capacitance			7	pF	5
Output Pin Capacitance			30	pF	4
Pull-up Resistance		9	60	kΩ	3
	Supply Voltage Input High Voltage Input Low Voltage Output Low Current for open-drain signals Output Low Current for open-drain signals Input Leakage Current Output Leakage Current Input Pin Capacitance Output Pin Capacitance	Supply VoltageInput High VoltageInput High VoltageInput Low VoltageOutput Low Current for open-drain signals0.4 VOutput Low Current for open-drain signals0.4 VInput Leakage Current0 V to 3.3 VOutput Leakage Current0 V to 3.3 VInput Pin CapacitanceInput Pin Capacitance	Supply Voltage3.135Input High Voltage2.0Input Low Voltage-0.5Output Low Current for open-drain signals0.4 VOutput Low Current for open-drain signals0.4 VInput Leakage Current0.4 VOutput Leakage Current0 V to 3.3 VOutput Leakage Current0 V to 3.3 VInput Pin Capacitance-50Output Pin Capacitance-10	Supply Voltage3.1353.465Input High Voltage2.03.6Input Low Voltage-0.50.8Output Low Current for open-drain signals0.4 V4Output Low Current for open-drain signals0.4 V9Input Leakage Current0 V to 3.3 V-10+10Output Leakage Current0 V to 3.3 V-50+50Input Pin Capacitance2.03030	Supply Voltage3.1353.465VInput High Voltage2.03.6VInput Low Voltage-0.50.8VOutput Low Current for open-drain signals0.4 V4MAOutput Low Current for open-drain signals0.4 V9mAInput Leakage Current0.4 V9MAOutput Leakage Current0.4 V-10+10Input Leakage Current0.4 V-50+50µAOutput Leakage Current0.4 V-5050+50Output Leakage Current0.4 V-5050pFOutput Pin CapacitanceInput Pin CapacitanceInput Pin CapacitanceInput Pin CapacitanceInput Pin Capacitance

Notes: 1. Not applicable to LED# and DAS/DSS# pins.

2. Applies to the LED# pins.

3. Applies to CLKREQ# and PEWAKE# pull-up on host system.

4. As measured at the card connector pad.

5. Applies to PERST#, W_DISABLE1#, W_DISABLE2#, MLDIR (when applicable) and PEWAKE# (when used for OBFF signaling).

4.2. **1.8 V Logic Signal Requirements**

The 1.8 V card logic levels for single-ended digital signals (SDIO, UART, I2C, PCM/I2S, SMBus, etc.) are given in Table 41. This table also defines the signaling levels for BGA SSD defined singleended signals such as (PERST#, CLKREO#, PEWAKE#, SUSCLK, SMB CLK, SMB DAT, ALERT#).

Symbol	Parameter	Condition	Min	Max	Unit	Notes
Symbol	Falameter	Condition		IVIAX	Unit	NOLES
V _{DD18}	Supply Voltage		1.7	1.9	V	
Vih	Input High Voltage		0.7*V _{DD18}	V _{DD18} +0.3	V	
VIL	Input Low Voltage		-0.3	0.3*V _{DD18}	V	
Vон	Output High Voltage	Iон = -1mA V _{DD18} Min	V _{DD18} -0.45		V	
Vol	Output Low Voltage	IoL = 1mA VDD18 Min		0.45	V	1
lin	Input Leakage Current	0 V to V _{DD18}	-10	+10	μA	
Ilkg	Output Leakage Current	0 V to V _{DD18}	-50	+50	μA	
CIN	Input Pin Capacitance			10	pF	
RPULL-UP	Pull-up Resistance		9	60	kΩ	2

DC Specification for 1.8 V Logic Signaling Table 41.

Note 1:The listed IoL may not meet some SMBus designs and an isolation buffer may be required. Refer to the SMBus Specification for timing and loading details.

2: Applies to CLKREQ# pull-up on host system.

4.3. Electrical Requirements for BGA SSDs

Voltage Supply Power-on Sequencing 4.3.1.

The host should apply the following recommendations for sequencing the voltages on the 3.3 V supply, the 1.8 V supply, and the 1.2 V supply during power-on:

- □ After the voltage on the 1.8 V supply or the voltage on the 1.2 V supply reach 300 mV, the voltage on the 1.8 V supply should remain greater than the voltage on the 1.2 V supply by at least 200 mV.
- □ The voltage on the 3.3 V supply has no timing relationship relative to the voltage on the 1.2 V supply or the voltage on the 1.8 V supply.

If the power-on sequencing recommendations are not followed, there is a risk that the device may not power-on correctly or the device may be damaged. These results are vendor specific, and the implications may not be seen immediately.

Figure 106 shows three valid power-on ramp examples.




Figure 106. Power-on Sequencing

4.3.2. Voltage Supply Power-off Sequencing

The host should apply the following recommendations for sequencing the voltages on the 3.3 V supply, the 1.8 V supply, and the 1.2 V supply during power-off:

- □ Before the voltage on the 1.2 V supply and the voltage on the 1.8 V supply reach 300 mV, the voltage on the 1.8 V supply should remain greater than voltage on the 1.2 V supply by 200 mV.
- □ After both the voltage on the 1.8 V supply and the voltage on the 1.2 V supply are below 300 mV, there is no specified relationship between them.
- □ The voltage on the 3.3 V supply has no timing relationship relative to the voltage on the 1.2 V supply or the voltage on the 1.8 V supply.
- □ The voltage on all supplies should remain below 100 mV for at least 1 ms before the power-on sequence is restarted.

If the power-off sequencing recommendations are not followed, there is a risk that the device may not power-on correctly or the device may be damaged. These results are vendor specific, and the implications may not be seen immediately.

Figure 107 shows two valid power-off ramp examples.




Figure 107. Power-off Sequence

4.3.3. Power Ramp Timing

The power ramp timing is defined as the time the power rail needs to ramp to a valid voltage (shown in Table 42). This timing is recommended for power-on only.

Table 42. Power Ramp Timing

Supply Voltage	Max*					
3.3 V	35 ms					
1.8 V	25 ms					
1.2 V	20 ms					
* The minimum timing may be calculated from the maximum slew rate recommendation in Table 43.						

4.3.4. Power Rail Slew Rate

The maximum power rail slew rate is shown in Table 43. These values are only defined for ESD protection purpose. They are not meant for inrush current control.

Symbol	Parameter	Max	Condition
TSLEW_3.3	Voltage slew rate of the 3.3 V power rail	100 kV/s	No Load
TSLEW_1.8	Voltage slew rate of the 1.8 V power rail	100 kV/s	No Load
TSLEW_1.2	Voltage slew rate of the 1.2 V power rail	100 kV/s	No Load

Table 43. Power Rail Slew Rate

4.4. Power

The M.2 module utilizes a single regulated power rail of 3.3 V provided by the platform. In some pinout variants, there is a dedicated VIO supply pin called VIO1.8V that is intended to only bias the I/O circuitry of the module. The main 3.3 V and the VIO voltage rail sources on the platform should always be on and available during the system's stand-by/suspend state to support the wake event processing on the communications card. Some NICs may require host (driver) intervention after a power-on.

The number of 3.3 V pins for any given pinout is determined by the maximum required instantaneous current typical of the solutions associated with each type of socket and the M.2 connector current handling capability per pin. The M.2 connector pin is defined as needing to support 500 mA/pin continuous. This yields the required number of power rail pins per pinout.

- □ Type 1630, intended for Socket 1, has two power pins allocated in the pinouts that supports up to 1 A continuous.
- □ Types 2230 and 3030, intended for Socket 1, have four power pins in their pinouts and can support up to 2 A continuous.
- □ The Socket 2 board types have five power pins in their pinouts and can support up to 2.5 A continuous.
- □ The Socket 3 board types, with a single Module Key, have nine power pins but can support up to 2.5 A continuous.
- □ The four extra power pins enable reduced IR drop for these devices.

The power rail voltage tolerance listed in Table 44 is $\pm 5\%$. This is different from the $\pm 9\%$ tolerance allowed in the Mini Card specification.

Power Rail	Pin Name	Voltage Tolerance	Platform Rail Type				
+3.3 V	3.3V	± 5%	Always On				
+1.8 V	VIO1.8V	± 5.55%*	Always On				
+1.2 V	1.2V	± 5%	Always On				
+1.8 V 1.8V ± 5.55% Always On							
Note*: 1.7 V t	Note*: 1.7 V to 1.9 V Range						

Table 44. Key Regulated Power Rail Parameters

Alternatively, and primarily for Tablet platforms, the 3.3 V regulated power rail can be replaced with a direct VBAT connection. In such a case, the module will need to produce any and all required voltages needed to support those modules and meet the Host I/F voltage levels defined in section 3.2. The current limit per pin of 500 mA/pin would still apply even if connected to VBAT. Note that the requirements in Table 45 only apply to Socket 2 WWAN-based module pinouts:

Table 45. Key VBAT Power Rail Parameters

Power Source	V _{MIN}	V _{MAX}	Cell Type
VBAT	3.135 V	4.4 V	One cell Li ion battery

The power rating of each M.2 module type is different based on the technology that is enabled and defined by the M.2 connector key. A list of connector keys and the power rating enabled for those keys is given in Table 46.

			Current Cons	sumption Limit				
Key	Power Rail	Voltage Tolerance	Peak mA Max Avg @ 100 μs	Normal mA Max Avg @ 1 s				
A	3.3 V	± 5%	2000					
В	3.3 V	± 5%	2500					
В	VBAT	3.135 V – 4.4 V	2500					
С	2 3.3 V ± 5% 2500							
С	VBAT	3.135 V – 4.4 V	2500					
С	1.8 V*	± 5.55%**	70					
D	RFU	RFU	RFU	RFU				
E	3.3 V	± 5%	2000					
F	RFU	RFU	RFU	RFU				
G	N/A	N/A	N/A	N/A				
Н	RFU	RFU	RFU	RFU				
J	RFU	RFU	RFU	RFU				
К	RFU	RFU	RFU	RFU				
L	RFU	RFU	RFU	RFU				
М	M 3.3 V ±5% 2500							
*	Normal The maximum highest averaged current value over any 1 s period							

Table 46. Power Rating Table for M.2 Modules with Connectors

The operation of the +3.3 V power source shall conform to the PCI Bus Power Management Interface Specification and the Advanced Configuration and Power Interface (ACPI) Specification, except as otherwise specified by this document.

5

5. Platform Socket Pinout and Key Definitions

All pinouts tables in this section are written from the platform/system point of view when referencing signal directions.

In all pinouts, the Power Rail referred to in the M.2 connectors are the +3.3 V rail unless otherwise indicated.

The M.2 pinouts are primarily intended to allocate specific pin functionalities that need to be routed on the Platform side to the respective Edge Card Slot Connector. Although many Host I/Fs are supported in the various pinouts, it does not necessarily imply that all I/F needs to be supported by the Add-In card/module at the same time. But the assigned allocations will enable each vendor and platform to design their circuits with the aligned pin assignment.

In some cases, multiple Host I/Fs and other signals are overlaid using the same pin assignment. In these cases, there are sense pins that clearly identify what assignment is supported by the Add-In card so that automatic multiplexing/routing would be possible on the platform.

A mechanical connector key/module key scheme is introduced to distinguish between different pinouts and functionalities because of the various connectorized pinout assignments needed in support of the multiple add-in functions and to prevent wrongful insertions. However, all these connectors share the same basic connection scheme of a Gold Finger Edge Card that plugs into a slot connector mounted on the platform side. Connector mating can only occur when the Connector Key and Module key align to the same location.

The connector key/module key system used in conjunction with the M.2 75 position connector will enable up to 12 unique key locations and assignments. Different Keys are needed when the family of Host I/F differ significantly from each other in support of the different types of Sockets in a platform. Connector Keys are associated with the Socket Connector on Platform while Module Keys are associated with the Card Edge connection on the Module side.

The initial Key assignments are listed in Table 47.

Key ID	Pin Location	Key Definition
А	8-15	Display Port Based Connectivity
В	12-19	WWAN/SSD/Others Primary Key
С	16-23	WWAN Key
D	20-27	Reserved for Future Use
E	24-31	SDIO Based Connectivity
F	28-35	Future Memory Interface
G	39-46	Generic (Not used for M.2)
Н	43-50	Reserved for Future Use
J	47-54	Reserved for Future Use
К	51-58	Reserved for Future Use
L	55-62	Reserved for Future Use
М	59-66	SSD 4 Lane PCIe

Table 47. Mechanical Key Assignments



Note: Key ID assignment must be approved by the PCI-SIG. Unauthorized use of Key IDs would render this use as non-compliant to M.2 specifications.

5.1. Connectivity Socket; Socket 1

Connectivity Socket 1 will have two Key and Pinouts variations in support of multiple Connectivity Add-In functions (such as Wi-Fi+Bluetooth) along with some additional wireless solutions such as GNSS, NFC, or Wi-Gig. The different Keys will support variations of the functional Host I/Fs as listed in Table 48.

	Socket Version Socket 1 – SDIO Socket 1 – Disp Based Port Based			
Mechanical Key	E A			
WiFi	PCle			
	SDIO	(1)		
вт	USB			
	PCM/UART	(1)		
WiGig	PCle			
	(1)	DP x4		
NFC	I2C (or USB or UART ⁽²⁾)			
Module Types	1630, 2230, 3030	2230, 3030		
 ¹ Not supported ² Function to Host I/F allocation is a preferred example. Alternative function to Host I/F allocations are possible if using the Host I/Fs supported in the pinout and in agreement between Customer ←→ Vendor 				

Table 48. Socket 1 Versions

Because several of the interfaces listed in Table 48 have common signals located at the exact same pin locations with only the odd interfaces and mechanical keys trading places, we are able to create modules with a dual Module Key that can plug into two different Connector Keys.

5.1.1. Display Port Based Socket 1 (Mechanical Key A) On Platform

- Display Port Based Socket 1 pinouts Key A is intended to support Wireless Connectivity devices including combinations of Wi-Fi, BT, NFC, and/or Wi-Gig. Other Combos are possible provided they use the defined Host I/Fs in the pinouts.
- □ PCIe Lane 0 is intended for use with the Wi-Fi.
- □ PCIe Lane 1 is intended for use with the Wi-Gig if the PCIe Lane 0 is not shared with the Wi-Fi.
- □ Four Lane Display Port with assorted sideband signaling is also intended for use with the Wi-Gig.
- □ LED_1# and W_DISABLE1# are intended for use with the Wi-Fi and Wi-Gig.
- □ USB and LED_2# are intended for use with the BT. There is only one W_DISABLE# supported by default. However, an adjacent Reserved pin (Pin 54) can be used alternatively as W_DISABLE2# for the BT.
- □ I2C and ALERT are intended for use with NFC.
- COEX signals are used for coexistence between the different Wireless Comms. Two signals have unique directionality associated with them. All these COEX signals should be connected to the Socket 2 COEX signals for coexistence with the WWAN solution.
- □ Other Comm/Host I/F combinations are possible. Actual implementation needs to be defined and agreed upon by Vendor ←→Customer.

Table 49 provides a list of pin assignments on Socket 1 with mechanical key A.

Table 49.	Display Port Based Socket 1 Pinout Diagram
	(Mechanical Key A) On Platform

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	REFCLKn1	73
70	PEWAKE1# (I/O)(0/3.3V)	REFCLKp1	71
68		GND	69
	CLKREQ1# (I/O)(0/3.3V)	PERn1	67
66	PERST1# (O)(0/3.3V)	PERp1	65
64	RESERVED	GND	63
62	ALERT# (I)(0/1.8 V)	PETn1	61
60	I2C_CLK (O)(0/1.8 V)	PETp1	59
58	I2C_DATA (I/O)(0/1.8 V)	GND	59
56	W_DISABLE1# (O)(0/3.3V)	PEWAKE0# (I/O)(0/3.3V)	55
54	W_DISABLE2# (O)(0/3.3V)	CLKREQ0# (I/O)(0/3.3V)	53
52	PERST0# (O)(0/3.3V)	GND	51
50	SUSCLK(32kHz) (O)(0/3.3V)	REFCLKn0	49
48	COEX_TXD (O)(0/1.8V)	REFCLKp0	47
46	COEX_RXD (I)(0/1.8V)	GND	45
44	COEX3 (I/O)(0/1.8V)	PERn0	43
42		PERp0	41
40		GND	39
38	VENDOR DEFINED	PETn0	37
36 34	GND DR. ML Op	PETp0	35
32	DP_ML0p DP_ML0n	GND	33
30	GND	DP_HPD (I/O)(0/3.3V)	31
28	DP_ML1p	GND	29
26	DP_ML1n	DP_ML2p	27
24	GND	DP_ML2n	25
22	DP_AUXp	GND	23
20	DP_AUXn	DP_ML3p	21
18	GND	DP_ML3n	19
16	LED_2# (I)(OD)	MLDIR Sense (I) CONNECTOR KEY A	17
	CONNECTOR KEY A		
	CONNECTOR KEY A	CONNECTOR KEY A CONNECTOR KEY A	
	CONNECTOR KEY A	CONNECTOR KEY A	
	CONNECTOR KEY A	GND	7
6	LED_1# (I)(OD)	USB_D-	5
4	<u>3.3 V</u> 3.3 V	USB_D+	3
<u> </u>		GND	1

5.1.2. SDIO Based Socket 1 (Mechanical Key E) On Platform

- SDIO Based Socket 1 pinouts Key E is intended to support Wireless Connectivity devices including combinations of Wi-Fi, BT, NFC, and/or GNSS. Other Combos are possible provided they use the defined Host I/Fs.
- □ PCIe Lane 0 or SDIO, LED_1#, and W_DISABLE1# are intended for use with Wi-Fi.
- □ USB or UART+PCM, LED_2# is intended for use with BT. There is only one W_DISABLE# supported by default. However, an adjacent Reserved pin (Pin 54) can be used alternatively as W_DISABLE2# for the BT.
- □ PCIe Lane 1 PET and PER are intended for future expansion in case a two Lane PCIe is needed (for example,. with Wi-Gig Combo).
- □ I2C and ALERT# are intended for use with NFC.
- COEX signals are used for coexistence between the different Wireless Comms. Two signals have unique directionality associated with them. All these COEX signals should be connected to Socket 2 COEX signals for coexistence with the WWAN solution.
- □ Other Comm/Host I/F combinations are possible. Actual implementation needs to be defined and agreed upon by Vendor ←→Customer.

The pin assignments on SDIO based socket 1 with mechanical key E are given in Table 50.

Table 50.SDIO Based Socket 1 Pinout Diagram
(Mechanical Key E) On Platform

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	RESERVED/REFCLKn1	73
70		RESERVED/REFCLKp1	71
	UIM_POWER_SRC/GPI01/PEWAKE1#	GND	69
68 66	UIM_POWER_SNK/CLKREQ1# UIM_SWP/PERST1#	RESERVED/PERn1	67
		RESERVED/PERp1	65
64	RESERVED	GND	63
62	ALERT# (I)(0/1.8 V)	RESERVED/PETn1	61
60	I2C_CLK (O)(0/1.8 V)	RESERVED/PETp1	59
58	I2C_DATA (I/O)(0/1.8 V)	GND	57
56	W_DISABLE1# (O)(0/3.3V)		
54	W_DISABLE2# (O)(0/3.3V)	PEWAKE0# (I/O)(0/3.3V)	55
52	PERST0# (O)(0/3.3V)	CLKREQ0# (I/O)(0/3.3V)	53
50	SUSCLK(32kHz) (O)(0/3.3V)	GND	51
48	COEX_TXD (O)(0/1.8V)	REFCLKn0	49
46	COEX_RXD (I)(0/1.8V)	REFCLKp0	47
44	COEX3 (I/O)(0/1.8V)	GND	45
42	VENDOR DEFINED	PERn0	43
40	VENDOR DEFINED	PERp0	41
38	VENDOR DEFINED	GND	39
36	UART RTS (O)(0/1.8V)	PETn0 PETp0	37 35
34	UART CTS (I)(0/1.8V)	GND	33
32		CONNECTOR KEY E	
		CONNECTOR KEY E	
		CONNECTOR KEY E	
		CONNECTOR KEY E	
22	CONNECTOR KEY E UART RXD (I)(0/1.8V)	SDIO RESET#/TX_BLANKING (O)(0/1.8V)	23
20	UART WAKE# (I)(0/3.3V)	SDIO WAKE# (I)(0/1.8V)	21
18	GND	SDIO DATA3(I/O)(0/1.8V)	19
		SDIO DATA2(I/O)(0/1.8V)	17
16		SDIO DATA1(I/O)(0/1.8V)	15
14	PCM_OUT/I2S SD_OUT (O)(0/1.8V)	SDIO DATA0(I/O)(0/1.8V)	13
12	PCM_IN/I2S SD_IN (I)(0/1.8V)	SDIO CMD(I/O)(0/1.8V)	11
10	PCM_SYNC/I2S WS (I/O)(0/1.8V)	SDIO CLK/SYSCLK (O)(0/1.8V)	9
8	PCM_CLK/I2S SCK (I/O)(0/1.8V)	GND	7
6	LED_1# (I)(OD)	USB_D-	5
4	3.3 V	USB_D+	3
2	3.3 V	GND	1

5.1.3. Dual Module Key Module: Supports SDIO Based Socket 1 and Display Port Based Socket 1

In cases where the Connectivity type solutions adopt the Dual Module Key scheme, where the solution use only PCIe, USB, and I2C host interfaces, they can be inserted into the both SDIO based Socket 1 and Display Port based Socket 1.

See Table 24, *Socket 1 Module Pinouts (Module Key A-E)* for an example of a Module-side pinouts that makes use of the Dual Module Key option.

5.2. WWAN+GNSS/SSD/Other Socket; Socket 2

Socket 2 supports various WWAN+GNSS (Global Navigation Satellite System that may include GPS, GLONASS, and/or Galileo), SSD, and other functional add-in cards. Key B supports different types of functional add-in cards while Key C is primarily targeting WWAN+GNSS functional add-in cards. In Key B, this is done by Overlaying functional pins that can be identified with the aid of Configuration pins and/or having functional pins at different pin allocations in the pinout. In Key C, this is done by overlaying functional pins that are set/defined in a specific implementation in a BTO/CTO agreement between customer and vendor.

Socket 2 is primarily targeted for board types 2230, 2242, 3042, 2260, 2280, and 22110 board sizes. See Table 1 in this specification for board sizes associated with different functional add-in card types.

5.2.1. Socket 2 Key B

5.2.1.1. Socket 2 Key B – Configuration Pin Definitions

The Socket 2 Key (Mechanical Key B) is unique in that it enables five major pinouts configurations and four variants for each of the three WWAN configurations. The five major configurations supported are:

- □ WWAN that is PCIe Based
- □ WWAN that is SSIC Based
- □ WWAN that is USB3.0 Based
- □ SSD that is PCIe (2 lane) Based
- **G** SSD that is SATA Based

All Socket 2 WWAN pinouts configurations (1, 2, and 3) support USB2.0 and USB HS with the generic USB_D \pm pins as a baseline. All three have four alternate functional pins, with the aid of twelve GPIO pin allocations, in support of various secondary functions such as GNSS interface and coexistence pins, second UIM support, Audio support, and Reserved for Future Use pins.

The Platform must read all four Configuration pins so it can clearly identify which unique configurations needed to be supported. The platform can also identify when no module is plugged into the slot.

It is mandatory that the Module side maintain the Configuration Pin states correctly to enable interoperability between the systems that make use and do not make use of these Configuration Pins.

The configuration pins are:

- \Box Pin 21 CONFIG_0
- □ Pin 69 CONFIG_1
- □ Pin 75 CONFIG_2
- □ Pin 1 CONFIG_3

In order for the platform to read these Configuration bits, it must pull-up these four pins to an appropriate power rail. If designed properly, these configuration bits can be read even if the Module is not powered up.

Table 51 shows all the variant configurations as a function of the configuration bits. The platform can then adjust its host interface connection and support signal connections to the proper setting to work with the Module.

Module Configuration Decodes					
CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75	CONFIG_3 (Pin 1)	Module Type and Main Host Interface ¹	Port Configuration ²
0	0	0	0	SSD - SATA	N/A
0	1	0	0	SSD - PCIe	N/A
0	0	1	0	WWAN – PCIe	0
0	1	1	0	WWAN – PCIe	1
0	0	0	1	WWAN - USB 3.0	0
0	1	0	1	WWAN - USB 3.0	1
0	0	1	1	WWAN - USB 3.0	2
0	1	1	1	WWAN - USB 3.0	3
1	0	0	0	WWAN - SSIC	0
1	1	0	0	WWAN - SSIC	1
1	0	1	0	WWAN - SSIC	2
1	1	1	0	WWAN - SSIC	3
1	0	0	1	WWAN - PCle	2
1	1	0	1	WWAN - PCle	3
1	0	1	1	RFU	N/A
1	1	1	1	No Module Present	N/A

Table 51. Socket 2 Module Configuration Table

² Applicable to WWAN only

The four configuration pins listed in Table 51 need to be set to Not Connected (NC) or Ground (GND) on the Add-In Module side according to Table 26. By sensing and decoding these pins the platform can configure the pinout configuration and functionality.

5.2.1.2. Socket 2 Pinout (Mechanical Key B) On Platform

- Socket 2 pinouts is intended to support WWAN+GNSS, SSD, and Other types of Add-In solutions with the defined and configurable Host I/Fs.
- WWAN can make use of USB2.0, USB3.0, PCIe (up to two Lanes), or SSIC host I/Fs. The actual implemented I/F is identified through the Configuration pins state (1 of 16 states) on the Module side. LED_1# and W_DISABLE1# are intended for use with the WWAN solution. There are additional WWAN and GNSS related pins including W_DISABLE2#, DPR, and WAKE_ON_WWAN#
- The UIM and SIM Detect pin are used in conjunction with a SIM device in support of the WWAN solution.
- COEX signals are used for coexistence between the different Wireless Comms. Two signals have unique directionality associated with them. All these COEX signals should be connected to Socket 1 COEX signals for coexistence with the Connectivity solution.
- □ The ANTCTL pins are placeholders for future expansion and definition of these functions.
- The GPIO [0...11] pins are configurable with four different variants. These variants can be in support of the GNSS interface, second UIM/SIM, Audio interfaces, HSIC and IPC sidebands. The exact definition is determined by which configuration was identified by decoding the four Configuration pins.
- □ The FULL_CARD_POWER_OFF# and the RESET# pins are unique and intended to be used when the WWAN solution is plugged into platforms that provide a direct connection to VBATT (and not a regulated 3.3 V) such as Tablet platforms. They are not used in NB and Very thin notebooks type platforms that provide a regulated 3.3 V power rail. But the FULL_CARD_POWER_OFF# signals should be tied to the 3.3 V power rail on the NB/very thin platform.
- The SSD can make use of the PCIe two Lanes or overlaid SATA host I/F. The actual implemented I/F is identified through the CONFIG_1 pin state (1 or 0) in conjunction with the other three Configuration pin states that are all 0. DAS/DSS# (overlaid on the LED_1#) and DEVSLP are intended for use with the SATA SSD solution. The SMBus interface may be used by host as side band management interface for SSD configuration, monitoring SSD status, and other diagnostic purposes.
- □ The SUSCLK pin provides a Slow Clock signal of 32 kHz to enable Low Power States.
- □ Pins labeled N/C should Not Be Connected.

Table 52 lists the pinouts for Socket 2 (mechanical key B).

Pin	Signal	Signal	Pin
74	3.3 V	CONFIG_2	75
74	3.3 V	GND	73
		GND	71
70	3.3 V	CONFIG_1	69
68 66	SUSCLK(32kHz) (O)(0/3.3V) SIM DETECT (O)	RESET# (O)(0/1.8V)	67
64		ANTCTL3 (I)(0/1.8V)	65
	COEX_RXD (I)(0/1.8V)	ANTCTL2 (I)(0/1.8V)	63
62	COEX_TXD (O)(0/1.8V)	ANTCTL1 (I)(0/1.8V)	61
60	COEX3 (I/O)(0/1.8V)	ANTCTL0 (I)(0/1.8V)	59
58	N/C	GND	57
56	N/C	REFCLKp	55
54	PEWAKE# (I/O)(0/3.3V)	REFCLKn	53
52	CLKREQ# (I/O)(0/3.3V)	GND	51
50	PERST# (O)(0/3.3V)	PETp0/SATA-A+	49
48	GPIO_4 (I/O)(0/1.8V)	PETn0/SATA-A-	47
46	GPIO_3 (I/O)(0/1.8V)	GND	45
44	GPIO_2 (I/O)/ALERT# (I)/(0/1.8V)	PERp0/SATA-B-	43
42	GPIO_1 (I/O)/SMB_DATA (I/O)/(0/1.8V)	PERn0/SATA-B+	41
40	GPIO_0 (I/O)/SMB_CLK (I/O)/(0/1.8V)	GND	39
38	DEVSLP (O)	PETp1/USB3.0-Tx+/SSIC-TxP	37
36		PETn1/USB3.0-Tx-/SSIC-TxN	35
34		GND	33
32		PERp1/USB3.0-Rx+/SSIC-RxP	31
30		PERn1/USB3.0-Rx-/SSIC-RxN	29
28 26	GPIO_8 (I/O) (0/1.8V) GPIO_10 (I/O) (0/1.8V)	GND	27
20	GPIO_7 (I/O) (0/1.8V)	DPR (O) (0/1.8V)	25
24	GPIO_6 (I/O) (0/1.8V)	GPIO_11 (I/O) (0/1.8V)	23
22	GPIO_5 (I/O)(0/1.8V)	CONFIG_0	21
20	CONNECTOR KEY B	CONNECTOR KEY B	
	CONNECTOR KEY B	CONNECTOR KEY B	
	CONNECTOR KEY B	CONNECTOR KEY B	
	CONNECTOR KEY B	CONNECTOR KEY B	
10	GPIO_9/DAS/DSS# (I/O)/LED_1# (I)(0/3.3V)	GND	11
8	W_DISABLE1# (0)(0/3.3V)	USB_D-	9
6	FULL_CARD_POWER_OFF# (O)(0/1.8V or 3.3V)	USB_D+	7
4	3.3 V	GND	5
2	3.3 V	GND	3
L		CONFIG_3	1

Table 52. Socket 2 Pinouts Diagram (Mechanical Key B) On Platform

5.2.2. Socket 2 Key C

5.2.2.1. Socket 2 Pinout (Mechanical Key C) On Platform

- □ Socket 2 pinout is intended to support WWAN+GNSS types of add-in solutions with BTO/CTO defined Host I/Fs.
- □ WWAN can make use of USB 2.0, UBS 3.0, PCIe, M-PCIe, or SSIC host I/Fs. The actual implemented I/F is BTO/CTO defined between customer and vendor.
- The UIM and SIM Detect pin are used in conjunction with a SIM device in support of the WWAN solution.
- The DRP, AUDIO, COEX, and ANTCTL pins are supplemental functional pins in support of WWAN. Their functionality and pin definitions are described in section 3.2.
- □ The FULL_CARD_POWER_OFF# and the RESET# pins are unique and intended to be used when the WWAN solution is plugged into platforms that provide a direct connection to VBAT (and not a regulated 3.3 V) such as tablet platforms. They are not used in Notebook platforms and very thin platforms that provide a regulated 3.3 V power rail. However, the FULL_CARD_POWER_OFF# signals should be tied to the 3.3 V power rail on the Notebook/very thin platforms.
- □ The Vendor Defined pins are BTO/CTO defined between customer and vendor. See the Annex for example definitions.
- □ Pins labeled RESERVED should not be connected and reserved for future use/assignment.

Table 53 lists the pinout for Socket 2 (Mechanical Key C).

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	GND	73
		RESET# (O) (0/1.8V)	71
70	ANTCTL3 GPIO3 (MSB) (I)/RFFE_VIO (I) (0/1.8V)	COEX_RXD (I) (0/1.8V)	69
68	ANTCTL2 GPIO2 (I)//RFFE_SCLK (I) (0/1.8V)	COEX_TXD (O) (0/1.8V)	67
66	ANTCTL1 GPIO1 (I)/RFFE_SDATA (I/O) (0/1.8V)	GND	65
64	ANTCTL0 GPIO0 (I) (1.8V)	VENDOR_PORT_C_3	63
62	RESERVED		61
60	VENDOR_PORT_B_5	VENDOR_PORT_C_2	
58	VENDOR_PORT_B_4	GND	59
		VENDOR_PORT_C_1	57
56		VENDOR_PORT_C_0	55
54	VENDOR_PORT_B_3	GND	53
52 50	VENDOR_PORT_B_2 VENDOR_PORT_B_1	M/REFCLKP	51
48	VENDOR_PORT_B_0	M/REFCLKN	49
46	PEWAKE# (I/O) (0/1.8V))	GND	47
40	CLKREQ# (I/O) (0/1.8V)	M/PETp0; SSIC-TxP; USB3.0-Tx+	45
42	PERST# (0) (0/1.8V)	M/PETn0; SSIC-TxN; USB3.0-Tx-	43
40	SIM DETECT2 (O) (1.8V)	GND	41
38	UIM2-PWR (I)	M/PERp0; SSIC-TxP; USB3.0-Rx+	39
36	UIM2-DATA (I/O)	M/PERn0; SSIC-TxN; USB3.0-Rx-	37
34	UIM2-CLK (I)		35
32	UIM2-RESET (I)	SIM DETECT1 (O) (0/1.8V)	33
30	AUDIO1 I2S_WS (I/O) (0/1.8V)	UIM1-PWR (I)	31
28	AUDIO1 I2S_RX (I) (0/1.8V)	UIM1-DATA (I/O)	29
26	AUDIO1 I2S_TX (O) SLIMBUS_DAT (I/O) (0/1.8V)	UIM1-CLK (I)	27
24	AUDIO1 I2S CLK (I/O) SLIMBUS CLK (I/O) (0/1.8V)	UIM1-RESET (I)	25
27	, , , , , , ,	CONNECTOR KEY C	
	CONNECTOR KEY C CONNECTOR KEY C	CONNECTOR KEY C	
	CONNECTOR KEY C	CONNECTOR KEY C	
	CONNECTOR KEY C	CONNECTOR KEY C	
14	VENDOR_PORT_A_3	VIO1.8V	15
12	VENDOR_PORT_A_2	FULL_CARD_POWER_OFF# (O) (1.8V)	13
	VENDOR_PORT_A_1	DRP (O) (1.8V)	11
10		GND	9
8	VENDOR_PORT_A_0 3.3 V	USB_D-	7
4	3.3 V	USB_D+	5
2	3.3 V	GND	3
		GND	1

Table 53. Socket 2 Pinout Diagram (Mechanical Key C) on Platform

5.3. SSD Socket; Socket 3 (Mechanical Key M)

This Socket pinouts and key are only intended for SSD devices. The Host I/Fs supported are PCIe with up to four lanes or SATA. The state of the PEDET pin (69) will indicate to the platform which I/F of these two is actually connected. Table 54 lists the Socket 3 SSD pinout.

Pin	Signal	Signal	Pin
74	3.3 V	GND	75
72	3.3 V	GND	73
12		GND	71
70	3.3 V	PEDET (NC-PCle/GND-SATA)	69
68	SUSCLK(32kHz) (O)(0/3.3V)	· · ·	
	CONNECTOR KEY M	N/C	67
	CONNECTOR KEY M	CONNECTOR KEY M	
	CONNECTOR KEY M	CONNECTOR KEY M	
	CONNECTOR KEY M	CONNECTOR KEY M	
		CONNECTOR KEY M	
58	N/C	GND	57
56	N/C	REFCLKp	55
54	PEWAKE# (I/O)(0/3.3V) or N/C	REFCLKn	53
52	CLKREQ# (I/O)(0/3.3V) or N/C	GND	51
50	PERST# (O)(0/3.3V) or N/C	PETp0/SATA-A+	49
48	N/C	PETn0/SATA-A-	47
46	N/C	GND	45
44	ALERT# (I) (0/1.8V)	PERp0/SATA-B-	43
42	SMB_DATA (I/O) (0/1.8V)	PERn0/SATA-B+	41
40	SMB_CLK (I/O)(0/1.8V)	GND	39
38	DEVSLP (O)	PETp1	37
36	N/C	PETn1	35
34 32	N/C N/C	GND	33
32	N/C	PERp1	31
28	N/C	PERn1	29
26	N/C	GND	27
24	N/C	PETp2	25
22	N/C	PETn2	23
20	N/C	GND PERp2	21 19
18	3.3 V	PERp2	17
16	3.3 V	GND	17
14	3.3 V	PETp3	13
12	3.3 V	PETn3	11
10	DAS/DSS# (I/O)/LED_1# (I)(0/3.3V)	GND	9
8	N/C	PERp3	7
6	N/C	PERn3	5
4	3.3 V	GND	3
2	3.3 V	GND	1

Table 54. Socket 3 SSD Pinout (Mechanical Key M) On Platform

Although the pinouts in Table 54 allocates four additional 3.3 V power pins, it is not intended to increase the current sinking capability of the Module. The intention is to further reduce the IR drop of the power under extreme high current cases and increase the robustness of the SSD devices. The maximum power consumption of this socket remains as identified in section 3.3, *SSD Socket 3 System Interface Signals*. This Socket will also accept SSD devices that employ a Dual Module key on Module scheme. The SMBus interface available on Socket 3 may be used by host as side band management interface for SSD configuration, monitoring SSD status, and other diagnostic purposes.

5.4. Soldered Down Pinouts Definitions

The soldered-down pinouts definitions are shown in the following figures:

- □ Figure 108, Type 2226 LGA Pinout Using SDIO Based Socket 1 Pinout On Platform
- □ Figure 109, Type 1216 LGA Pinout Using SDIO Based Socket 1 Pinout On Platform
- Figure 110, Type 3026 LGA Pinout Using SDIO Based Socket 1 and Display Port Based Socket 1 Pinout On Platform
- General Figure 111, Type 1620 BGA Pinout On Platform (Top View)
- Give Tigure 112, Type 1620, Type 2024, Type 2228, Type 2828 BGA Pinout On Platform (Top View)

GND **GND** 83 GND GND GND GND GND GND GND GND GND 85 84 88 87 86 82 81 80 79 78 77 76 75 74 73 92 91 90 89 72 71 70 UIM_POWER_SRC/GPI01 UIM_POWER_SNK UIM_SWP GND (G1) GND (G4) 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 55 54 53 52 51 50 49 1 2 3 4 5 6 7 8 **Top View** ALERT# I2C_CLK I2C_DATA GND RESER' COEX_TXD LED_1# 9 COEX_RXD LED_2# 10 11 12 13 14 15 16 17 18 19 20 W_DISABLE2# COEX3 SYSCLK/GNSS_0 GND TX_BLANKING/GNSS PCMCLK PCMIN PCMOUT PCMFR1 RESERVED UART CTS UART Tx RESERVED RESERVED UART Rx UART RTS **Platform Side Pinout** UART WAKE# 21 22 23 RESERVED SDIO CMD SDIO DATA0 48 47 RESERVED VENDOR DEFINEL VENDOR DEFINE VENDOR DEFINE SUSCLK(32kHz) W_DISABLE1# SDIO DATA3 SDIO DATA1 SDIO RESET# SDIO DATA2 SDIO WAKE# PEWAKE# PERST# REFCLKn0 **REFCLKp0** CLKREQ# PET_{p0} PETn0 PER n0 PER_{p0} GND GND GND GND GND (G2) GND (G3) 24 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 25

Figure 108. Type 2226 LGA Pinout Using SDIO Based Socket 1 Pinout On Platform

Platform Socket Pinout and Key Definitions




Figure 109. Type 1216 LGA Pinout Using SDIO Based Socket 1 Pinout On Platform




Figure 110. Type 3026 LGA Pinout Using SDIO Based Socket 1 and Display Port Based Socket 1 Pinout On Platform

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
A	DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU
В	DNU	DNU		DNU		CAL_P		DNU			DNU		DNU		DNU		DNU	DNU
С	GND	GND	GND	GND	GND	DNU	XTAL_OUT	XTAL_IN	DNU	RZQ_1	DNU	DNU	RFU	RFU	GND	DNU	DNU	DNU
D				REFCLKp	REFCLKn	GND	PERST#	CLKREQ#	+3.3 V	+3.3 V	GND	DNU	DIAG1	SUSCLK	RFU			
E	GND	GND	GND	GND	GND	GND	GND	DEVSLP	+3.3 V	+3.3 V	GND	PEWAKE#	DIAG0	GND	GND	DNU	DNU	DNU
F				SATA-A+ / PETp0	SATA-A- /PETn0	GND								PEDET	RFU			
G	GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU
Н				SATA- B+/PERp0	SATA-B- /PERn0		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		RFU	RFU			
J	GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU
К				PETp1	PETn1		GND	GND	GND	GND	GND	GND		RFU	RFU			
L	GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	DNU	JTAG_ TRST#
М				PERp1	PERn1		RFU	RFU	GND	GND	RFU	RFU		RFU	RFU			
N	GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	JTAG_TCK	JTAG_ TMS
Р				PETp2	PETn2		GND	GND	GND	GND	GND	GND		RFU	RFU			
R	GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	JTAG_ TDI	JTAG_ TDO
т				PERp2	PERn2		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		RFU	RFU			
U	GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	SMB_CLK	SMB_ DATA
V				PETp3	PETn3									RFU	RFU			
W	GND	GND	GND	GND	GND	GND	LED1#/ DAS	RFU	+3.3 V	+3.3 V	GND	RFU	RFU	GND	GND	DNU	DNU	ALERT#
Y				PERp3	PERn3	GND	DNU	DNU	+3.3 V	+3.3 V	GND	DNU	GND	DNU	DNU			
AA	GND	GND	GND	GND	GND	DNU	DNU	DNU	DNU	RZQ_2	DNU	DNU	DNU	GND	GND	DNU	DNU	DNU
AB	DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU
AC	DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU
		No																

=> No solder ball

Figure 111. Type 1620 BGA Pinout On Platform (Top View)

Туре	2828	-	>	•	2	!	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
T	-	Т		-		-		۲	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24				
¥	Type 2228	T.		Туре	1620	+		_		I	→	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18							
A	¥	Туре 2024		DI		IU)	Γ	T	1																							DNU	DNU
в	A	↓		DI	IU				DNU	DNU	DNU	DNU	DNU															DNU	DNU	DNU	DNU	DNU				DNU
с	в	A							DNU	DNU	DNU																			DNU	DNU	DNU				
D	с	в						T	DNU	DNU																					DNU	DNU				
E	D	с	∣↓					T	DNU																							DNU				
F	E	D	A	DI	IU			T	DNU			DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU			DNU				DNU
G	F	Е	в					Ť				DNU	DNU		DNU		CAL_P		DNU			DNU		DNU		DNU		DNU	DNU							
н	G	F	с	DI	IU					DNU		GND	GND	GND	GND	GND	DNU	XTAL_OUT	XTAL_IN	DNU	RZQ_1	DNU	DNU	RFU	RFU	GND	DNU	DNU	DNU		DNU					DNU
J	н	G	D												REFCLKp	REFCLKn	GND	PERST#	CLKREQ#	+3.3 V	+3.3 V	GND	DNU	DIAG1	SUSCLK	RFU										
к	J	н	E	DI	IU			Ť	DNU			GND	GND	GND	GND	GND	GND	GND	DEVSLP	+3.3 V	+3.3 V	GND	PEWAKE#	DIAG0	GND	GND	DNU	DNU	DNU			DNU				DNU
L	к	J	F					T							SATA-A+ /PETp0	SATA-A- /PETn0	GND								PEDET	RFU										
м	L	к	G	DI	IU			T	DNU			GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU			DNU				DNU
N	м	L	н			T		T			1				SATA-B+ /PERp0	SATA-B- /PERn0		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		RFU	RFU										
Ρ	N	м	J						DNU			GND	GND	GND	GND	GND		+1.2 V	+1.2 V	GND	GND	+1.2 V	+1.2 V		GND	GND	DNU	DNU	DNU			DNU				
R	Р	N	к	T				Ī							PETp1	PETn1		GND	GND	GND	GND	GND	GND		RFU	RFU										
т	R	Р	L					Π	DNU			GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	DNU	JTAG_ TRST#			DNU				
U	т	R	м												PERp1	PERn1		RFU	RFU	GND	GND	RFU	RFU		RFU	RFU										
v	U	т	N					Ì	DNU			GND	GND	GND	GND	GND		RFU	RFU	RFU	RFU	RFU	RFU		GND	GND	DNU	JTAG_T CK	JTAG_ TMS			DNU				
w	۷	U	Ρ												PETp2	PETn2		GND	GND	GND	GND	GND	GND		RFU	RFU										
Y	w	v	R					_	DNU			GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	JTAG_T DI	JTAG_ TDO			DNU				
AA	Y	w	т												PERp2	PERn2		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		RFU	RFU										
AB	AA	Y	U	DI	IU				DNU			GND	GND	GND	GND	GND		+1.8 V	+1.8 V	GND	GND	+1.8 V	+1.8 V		GND	GND	DNU	SMB_C LK	SMB_ DATA			DNU				DNU
AC	AB	AA	v					j							РЕТр3	PETn3									RFU	RFU										
AD	AC	AB	w	DI	IU				DNU			GND	GND	GND	GND	GND	GND	LED1#/ DAS	RFU	+3.3 V	+3.3 V	GND	RFU	RFU	GND	GND	DNU	DNU	ALERT#			DNU				DNU
AE	AD	AC	Y												PERp3	PERn3	GND	DNU	DNU	+3.3 V	+3.3 V	GND	DNU	GND	DNU	DNU										
AF	AE	AD	AA	DI	IU					DNU		GND	GND	GND	GND	GND	DNU	DNU	DNU	DNU	RZQ_2	DNU	DNU	DNU	GND	GND	DNU	DNU	DNU		DNU					DNU
AG	AF	AE	AB									DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU		DNU	DNU							
AH	AG	AF	AC	: DI	IU				DNU			DNU	DNU		DNU		DNU		DNU			DNU		DNU		DNU	L	DNU	DNU			DNU				DNU
AJ	AH	AG							DNU																							DNU				
AK	AJ	AH							DNU	DNU																					DNU	DNU				
AL	AK	AJ						Ĺ	DNU		DNU							L				L		L			L			DNU	DNU	DNU	j			
AM	AL			DI	_				DNU	DNU	DNU	DNU	DNU					L									L	DNU	DNU	DNU	DNU	DNU				DNU
AN				DI	IU DN	IU				L	l	<u> </u>	L			l		L		L		L		J			L			L	L				DNU	DNU
	-							•	Тур Тур	pe 2 pe 2	620 024 228 828	L }																								

Figure 112. Type 1620, Type 2024, Type 2228, Type 2828 BGA Pinout On Platform (Top View)

6

6. Annex

6.1. Glossary

Α	Amperage or Amp	NIC	Network Interface Card
BGA	Ball Grid Array	N/C	Not Connected
BIOS	Basic Input Output System	OD	Open Drain
вто	Build-to-Order	OEM	Original Equipment Manufacturer
CEM	Card Electromechanical	OS	Operating System
СТО	Configure To Order	PCIe Peripheral Component Interconnect Express	
DC	irect Current SATA Serial Advanced Technology Attachment or Ser		Serial Advanced Technology Attachment or Serial ATA
DNU	Do Not Use	РСМ	Pulse Code Modulation
DPR	Dynamic Power Reduction	RF	Radio Frequency
GND	Ground	RFU	Reserved for Future Use
GNSS	Global Navigation Satellite System (GPS+GLONASS)	RMS	Root Mean Square
HDR	Hybrid Digital Radio	RoHS	Restriction of Hazardous Substances Directive
HSIC	High Speed Inter-Chip	RSS	Root Sum Square
I/F	Interface	RTC	Real Time Clock
I/O (O/I)	Input/Output (Output/Input)	SDIO	Secure Digital Input Output
IR	Current x Resistance = Voltage	SIM	Subscriber Identity Module
l ² C	Inter-Integrated Circuit	SSD	Sold-State Drive
12S	Integrated Interchip Sound	SSIC	Super Speed USB Inter-Chip
LED	Light Emitting Diode	RF	Radio Frequency
LGA	Land Grid Array	USB	Universal Serial Bus
M-PCle	Mobile PCIe	UART	Universal Asynchronous Receive Transmit
mΩ	milli Ohm	v	Voltage
mA	milli Amp	W	Wattage or Watts
mV	milli Volt	WiGig	60 GHz multi-gigabit speed wireless communication
NFC	Near Field Communications	WLAN	Wireless Local Area Network
M.2	Formally called Next Generation Form Factor (NGFF)	WPAN	Wireless Personal Area Network
NB	Notebook	WWAN	Wireless Wide Area Network

6.2. M.2 Signal Directions

This section describes the directionality of some of the interface signals incorporated in the various pinouts. Because some signals have directionality associated with them, their names and locations may be different between the Platform side and the Module side.

The Module pinouts are described in Chapter 3 and Platform pinouts are described in Chapter 5.

The main differences between Platform-side pinouts and Module-side pinouts are shown in Figure 113 and Figure 114.




Figure 113. UART and PCM Signal Direction and Signal Name Changes

PLA TFORM-SIDE PINOUT		MODULE-SIDE PINOUT
GND	PCIe SIGNALS	GND
REFCLKn0		REFCLKn0
REFCLKp0	\longrightarrow	REFCLKp0
GND		GND
PERn0	<	PETn0
PERp0		PETp0
GND		GND
PETn0	\longrightarrow	PERn0
PETp0	\longrightarrow	PERp0
GND	\bigcup	GND

Figure 114. PCIe Signal Direction and Signal Name Changes

PCIe Pin order shown in Figure 114 coincides with Socket 1 pinouts. Alternate PCIe pin order exists in Socket 2 and 3.

Figure 113 and Figure 114 are examples of signaling directions and name changes from platform to module. Other cases exist for other signals in various Sockets, such as the USB3.0 Tx and Rx, SSIC_Tx and SSIC_Rx.

The two COEX signals between the WWAN device on Socket 2 and the Connectivity device on Socket 1 have defined directions. At the platform, the three COEX signals should be connected pinto-pin as shown in Figure 115.




Figure 115. COEX_TXD and COEX_RXD Signal Direction

6.3. Signal Integrity Guideline

The content and performance definitions of this chapter apply **only** to connectors defined in Chapter 2 of this specification. These performance definitions are not guaranteed by design for arbitrary variants of the M.2 connectors that are not specifically defined in this spec!

Table 55 provides the recommended signal integrity parameters for the M.2 module. It follows the 8.0 GT/s of *PCI Express Card Electromechanical Specification* because it is the highest data rate of M.2's current application. The measurement shall include connector solder pads of main board and gold finger pads of module.

An electrical test fixture must be used for evaluating connector signal integrity. Section 6.3.1 is provided with test fixture requirements and recommendations.

Table 55. Signal Integrity Requirements and Test Procedures for M.2

Parameter	Procedure	Requirements
Differential Insertion Loss (DDIL)	 EIA 364-101 The EIA standard shall be used with the following considerations: The measured differential S parameter shall be referenced to 85 Ω differential impedance. The test fixture shall meet the test fixture requirement defined in Section 6.3.1. The test fixture effect shall be removed from the measured S parameters. See Note 1. 	 ≥ -0.5 dB up to 2.5 GHz; ≥ -[0.8*(f-2.5)+0.5] dB for 2.5 GHz < f ≤ 5 GHz (for example, ≥ -2.5 dB at f = 5 GHz); ≥ -[3.0*(f-5)+2.5] dB for 5 GHz < f ≤ 12 GHz (for example, ≥ -10 dB at f = 7.5 GHz)
Differential Return Loss (DDRL)	 EIA 364-108 The EIA standard shall be used with the following considerations: The measured differential S parameter shall be referenced to 85 Ω differential impedance. The test fixture shall meet the test fixture requirement defined in Section 6.3.1. The test fixture effect shall be removed from the measured S parameters. See Note 1. 	≤ -15 dB up to 3 GHz; ≤ 5*f - 30 dB for 3 GHz < f ≤ 5 GHz; ≤ -1 dB for 5 GHz < f ≤ 12 GHz
Intra-pair Skew (Soldered-down BGA)	Intra-pair skew must be achieved by design; measurement not required.	1 ps max
Intra-pair Skew (BGA mounted on the M.2 module)	Intra-pair skew must be achieved by design; measurement not required.	2 ps max

Differential Near End Crosstalk (DDNEXT) and Differential Far End Crosstalk (DDFEXT)EIA 364-90 $\leq -32 \text{ dB}$ up to 2.5 GHz; $\leq -26 \text{ dB}$ for 2.5 GHz < f ≤ 5 GHz; $\leq -20 \text{ dB}$ for 5 GHz < f ≤ 10 GHz $< -10 \text{ dB}$ for 10 GHz < f ≤ 12 GHzThe is a differential crosstalk requirement connector.This is a differential crosstalk requirement of the connector. $\leq -32 \text{ dB}$ up to 2.5 GHz; $\leq -26 \text{ dB}$ for 2.5 GHz < f ≤ 10 GHz $< -20 \text{ dB}$ for 5 GHz < f ≤ 10 GHz $< -10 \text{ dB}$ for 10 GHz < f ≤ 12 GHz	Parameter	Procedure	Requirements
of its adjacent differential signal pair and all of its adjacent differential signal pairs. The measured differential S parameter shall be referenced to 85 Ω differential impedance.	Crosstalk (DDNEXT) and Differential Far End	 The EIA standard must be used with the following considerations: The crosstalk requirement is with respect to all the adjacent differential pairs including the crosstalk from opposite sides of the connector. This is a differential crosstalk requirement between a victim differential signal pair and all of its adjacent differential signal pairs. The measured differential S parameter shall be 	≤ -26 dB for 2.5 GHz < f ≤ 5 GHz; ≤ -20 dB for 5 GHz < f ≤ 10 GHz

6.3.1. Test Fixture Requirements

The test fixture for connector S-parameter measurement shall be designed and built to the following requirements:

- □ The test fixture shall be an FR4-based PCB of the microstrip structure where the dielectric thickness of this structure shall be approximately 0.102 mm (4 mils).
- □ The total thickness of the test fixture PCB shall be 0.8 mm (31.5 mils) and the test add-in module card should be a break-out card fabricated in the same PCB panel for the fixture.
- □ The trace lengths between the connector and measurement port shall be minimized. The maximum trace length shall not exceed 45.72 mm (1,800 mils). The trace lengths between the connector and measurement port on the test main board and module shall be equal. Note that the gold finger pad is not counted as the trace of the module; it is considered as a part of the connector interface.
- □ All of the traces on the test main board and add-in module card must be held to a characteristic impedance of 50 Ω with a tolerance of $\pm 7\%$, and they should be uncoupled.
- Use of SMA connectors as measurement ports is recommended. The SMA launch structure shall be designed to minimize the connection discontinuity from SMA to the trace. The impedance range of the SMA seen from a TDR with a 30 ps rise time is recommended to be within 50 \pm 7 Ω

Figure 116, Figure 117, and Figure 118 show the recommended pad and anti-pad guideline for Signal Integrity modeling.

Annex




Figure 116. Suggested Motherboard and Module Board Signals and Ground Pad Layout Guideline




Figure 117. Suggested Ground Void for Module Simulation




Figure 118. Suggest Ground Void for Main Board

PCI Express M.2 Specification Revision 1.1, March 7, 2016

6.3.2. Suggested Top Mount Signal Integrity PCB Layout

Suggested PCB layouts for the Module and Motherboard side used to test the M.2 Top Mount Connector are given in Figure 119 and Figure 120.




Figure 119. Top Mount Module Test Fixture PCB Layout




Figure 120. Top Mount Mother Board Test Fixture PCB

PCI Express M.2 Specification Revision 1.1, March 7, 2016

6.3.3. Suggested Mid-mount Signal Integrity PCB Layout

Suggested PCB layouts for the Module and Motherboard side used to test the M.2 Mid-mount Connector are shown in the following figure:

- □ Figure 121. Top Mount Connector Test Fixture
- □ Figure 122. Mid-mount Connector Test Fixture
- □ Figure 123. Mid-mount Module Test Fixture PCB Layout
- □ Figure 124. Mid-mount Mother Board Test Fixture PCB
- □ Figure 125. Detail of Top-side SMA End Launch Connector Pad
- □ Figure 126. Ground Void on Backside
- □ Figure 127. Detail of Mid-mount Vias on Top-side Mother Board
- □ Figure 128. Detail of Ground Void on Mid-mount Bottom Side Mother Board.




Figure 121. Top Mount Connector Test Fixture




Figure 122. Mid-mount Connector Test Fixture

PCB stack-up and Trace Impedance should be designed for 85Ω MSL




Figure 123. Mid-mount Module Test Fixture PCB Layout




Figure 124. Mid-mount Mother Board Test Fixture PCB




Figure 125. Detail of Top-side SMA End Launch Connector Pad

SMA pad designed for 42.5Ω




Figure 126. Ground Void on Backside




Figure 127. Detail of Mid-mount Vias on Top-side Mother Board




Figure 128. Detail of Ground Void on Mid-mount Bottom Side Mother Board

6.4. RF Connector Related Test Setups

6.4.1. VSWR Test Set-up Method for RF Connector Receptacles

Measure the VSWR of the receptacle as shown in Figure 129 with the aid of a Network Analyzer. Measure between 100 MHz and 6 GHz or alternatively for the optional enhanced connector from 100 MHz and 12 GHz.




Figure 129. VSWR Test Setup for Receptacle RF Connector

6.4.2. Contact Resistance Measurement Setup & Test Procedure Example

Contact resistance measurement definitions are given in Figure 130.




Figure 130. Contact Resistance Measurement Definitions

Step 1: Measure ten 50-mm length wire samples (prepared for plugs but un-terminated, Figure 131).




Figure 131. Prepared Wires

Example results: n=10, Unit: m Ω

	Main	GND (C)
Conductor Resistance (AVA)	59.020	10.920

There are variations in Center Conductor Preparation and Braid Conductor Materials. Therefore, the average of 10 wires at a length 50mm are used for the Contact Resistance Measurements. Another variation is that this exact wire is not used when measuring the terminated mated set Cable Connector to Receptacle in the next step.

Step 2: Measurement with Plug (Figure 132).




Figure 132. Prepared Wire with Plug

A = Total Measurement of the Cable Center conductor + the Connector Set Contact Resistance D = Total Measurement of the Ground Braid conductor + the Connector Set Gnd. Resistance

Examples of measured results of the wire with plug are given in Table 56:

Table 56. Example of Prepared Wire with Plug, Unit: $m\Omega$

	Main	GND (C)
Sample 1	67.36	21.64
Sample 2	67.61	18.61
Sample 3	68.41	20.22
Sample 4	68.82	19.54
Sample 5	73.50	19.65
Sample 6	66.41	18.76
Sample 7	70.07	24.77
Sample 8	68.60	19.67
Sample 9	68.29	19.98
Sample 10	69.37	17.52
Average	68.845	20.036
Maximum	73.50	24.77
Minimum	66.41	17.52
S	1.934	1.987
+3s	74.647	25.996

Note: Not the exact same wire is used to determine the average resistance of the wire. Variations in materials cause the resistance measurements to have various values. Slight differences in plating may cause the resistance measurements to have various values.

Step 3: Calculate the Contact Resistance

Subtract the measured results, A-B and D-C to find the Contact Resistance for the sample wires/plugs. Example results are given in Table 57.

	Main	GND (C)
Sample 1	8.34	10.72
Sample 2	8.59	7.69
Sample 3	9.39	9.30
Sample 4	9.80	8.62
Sample 5	14.48	8.73
Sample 6	7.39	7.84
Sample 7	11.05	13.85
Sample 8	9.58	8.75
Sample 9	9.27	9.06
Sample 10	10.35	6.60
Average	9.825	9.116
Maximum	14.48	13.85
Minimum	7.39	6.60
S	1.934	1.987
+3s	15.627	15.076
Spec	20.0	Max
Judge	ОК	ОК

Table 57. Contact Resistance for the Sample Wires/Plugs, Unit: mΩ

Based on the sample results, the Initial Contact Resistance is defined as 20 m Ω to make sure wire/plug variations are covered.

6.5. Thermal Guideline Annex

This section details examples of module and system skin (casing) thermal response to thermal and dissipation boundary conditions in systems. The boundary conditions vary by system, as do the skin temperature limits.

6.5.1. Assumptions

6.5.1.1. **Die Thermal Dissipation Overview**

Assumptions for typical components and dissipation for several module types are given in Table 55. Keep in mind the definition of thermal design power (TDP) given above. Note that the maxima given here do not necessarily correspond to their actual use in a system; these values are, from the die perspective, what they would dissipate when running all the time at their maximum capacity. The system use case scenarios make assumptions about how much of the time the devices would run and scale the dissipation accordingly. The thermal design power therefore is different from the thermal dissipation given in Table 58.

Module Type	Die #	Function	Thermal Dissipation Estimates	Module Total Dissipation (Not Necessarily TDP)	Power Allocation	Power Map
WiFi/BT	1	WiFi/BT	2	2	100%	WiFi/BT
WWAN	1	Baseband	10	1.9 Typical	32%	Uniform
	2	Power Mgmt	1.2	3.25 Worst	14%	
	3	RF Transceiver	0.4		11%	
	4	PA	0.3 Typ / 1.65 Worst		43%	
SSD	1	ASIC	1.5	1.74	86%	Uniform
	2	DRAM	0.05		3%	
	3	NAND1	0.03 Typ / 0.25 Worst		2%	
	4	NAND2	0.03 Typ / 0.25 Worst		2%	
	5	NAND3	0.03 Typ / 0.25 Worst		2%	
	6	NAND4	0.03 Typ / 0.25 Worst		2%	
	7	POWER	0.07		4%	
WiGig	1	WiFi/BT	2	3	67%	WiFi/BT
	2	WiGig	1		33%	WiFi no BT

Table 58. Assumptions for Typical Components and Dissipation

Note: For comparison, maximum dissipations for WWAN components can vary by technology, and are shown in Table 59. Most of these are in the 3 W range

For comparison, maximum dissipations for WWAN components can vary by technology, and are shown in Table 59. Most of these are in the 3 W range.

Table 59.Maximum Dissipation for WWAN Modules

WWAN Technology	Maximum Dissipation, W (not necessarily Thermal Design Power)
W-CDMA HSDPA 1900 @ 22 dBm	3.0 ± 0.1
W-CDMA HSDPA 850 @ 22 dBm	2.9 ± 0.1
W-CDMA HSDPA 2100 @ 22 dBm	2.7
CDMA 1xEVDO @ 24 dBm	2.8 ± 0.1
GPRS Class 10 @ 32 dBm	1.8
LTE @ 22 dBm	3.1 ± 0.1

6.5.1.2. Component Overview

Generic assumptions for package designations and types expected to populate modules are listed in Table 60.

Table 60.Generic Assumptions for Package Designations and
Types Expected to Populate Modules

Туре	Layers	Function	Die #	Туре	Package	Package Size	Die Size	Via Array	Via Pitch
2230	4 1 oz	WiFi/BT	1	WiFi/BT	QFN	9x9	6x6	6x6	1
3042	8 1 oz	WWAN	1	Baseband	PBGA	10x10	5.5x5.5	4x4	1.27
			2	Power Mgmt	PBGA	4x4	2x2	2x2	1.27
			3	RF Transceiver	PBGA	5x5	3x3	2x2	1.27
			4	PA	LGA	5x7	1.3x2	2x6	1
2280 6 1 oz Double- sided	6 1 oz	DZ SSD	1	ASIC	BGA	20x20	12x12	9x9	1.27
			2	DRAM	BGA	11x10	7x7		
			3	NAND1	BGA	15x18	10x12		
			4	NAND2	BGA	15x18	10x12		
			5	NAND3	BGA	15x18	10x12		
			6	NAND4	BGA	15x18	10x12		
			7	POWER	DFN	6x5	4.125x3.75		
3030	6 1 oz		1	WiFi/BT	QFN	9x9	6x6	6x6	1
· · · · · ·	+ Wi-Gig	2	Wi-Gig	PBGA	9x9	6x6	4x4	1.27	

6.5.2. Generic System Environment Categories (Assumptions)

Table 61 gives assumptions for each generic system environment. These are meant to be slightly aggressive targets at the time of writing.

Table 61. Assumptions for Generic System Environments

Туре	Notebook		Thin Platform Notebook With Fan		Tablet Fanless	Units
Case Size	325x225		325x225 (14")		250x170	
Total /Base Thickness	28/18		15/10		8	mm
Case Material	Resin		Mg		Mg	
Case Thickness	1.1		0.8	0.8		mm
Case Exterior Emissivity	High		High		High	
Case Interior Emissivity	High		Low		Low	
External Ambient	25	35*	25	35*	25	°C
Skin T Limit Top ("Forehead")	37	55	37	46	40 (display)	°C
Skin T Limit Bottom	48	58	42	46	38	°C
Gap Module to Case	> 2		> 1		< 0.5	mm
Motherboard Size	180x83x1.2		180x83x1		140x45x0.9	mm
Module Orientation	Table		Table		Back	
Inlet Vent Area	30x30 + 83x16 + 2 edge vents 20x2.5		60x30 + 2 edge vents 20x5		N/A	
Outlet Vent Area	60x10 grille		60x10 grille		N/A	mm
Fan Flow Rate	2.4 cfm		0.6 cfm		N/A	
	68 l/min		17 l/min			
* Shown for example purpo	oses only					

6.5.2.1. Module Slot Definitions by System

The following assumptions apply to the results and discussions of the examples in this document.

- □ 25 °C ambient is assumed for skin temperature compliance
- □ Socket 1 = Wi-Fi/BT OR Wi-Fi/Wi-Gig
- $\Box \quad \text{Socket } 2 = \text{WWAN}$
- $\Box \text{ Socket 3 if present} = \text{SSD}$
- □ Wi-Fi/BT and WWAN operation are **mutually exclusive**, i.e. the system is connected to one or the other, but not both
- □ If socket 3 is present, socket 2 is WWAN
- □ Skin temperature limits are OEM dependent and sometimes market sector dependent
- Global skin temperature levels are system dependent (heat exchanger design, fan flow rate, board layout, system TDP distribution)
- □ Local skin temperatures and module TDP values are given assuming no special thermal management techniques have been applied to either the module or the nearby casing
- □ Thermally advantageous placement of modules is assumed

6.5.2.1.1. Systems with Fans

Table 62. Slot Definitions, Systems with Fans

	Notebook		Thin Platform Notebook With Fan		
Socket #	1	2	1	2	3
Module Size	2230	3042	3030	3042	2280
Function	Wi-Fi/BT	WWAN	Wi-Fi/BT + Wi-Gig	WWAN	SSD

6.5.2.1.2. Systems without Fans

Table 63. Slot Definitions, Systems without Fans

	Tablet		
Scenario			
Socket #	1	2	
Module Size	2230	3042	
Function	Wi-Fi/BT	WWAN LTE	

6.5.3. Assessing Thermal Design Power Capability

6.5.3.1. Use Cases

Assumptions for the distribution of thermal dissipation throughout the system are needed for each system type. These are known as "use cases" and are established by defining a scenario for what the user is asking the system to do. In many cases, there are simultaneous active applications taxing different areas of the system. The use cases in this document are intended for illustration only; an analogous process should be carried out by system designers for each system.

6.5.3.2. Extended Use Cases

To evaluate system and module response to TDP variations, a use case baseline is established, and the module dissipation varied around the nominal value for the use case. In this document, the "extended use case" (the use case plus a higher dissipation for the module in question) is analyzed for skin temperature response. Hypothetical example systems are modeled with use cases relevant to dissipation in the modules. The module dissipation is varied over the range 0 - use case TDP - 3 W to obtain the sensitivity of skin temperature to module dissipation.

6.5.3.3. Unpowered Module

For module designers, the use cases are valuable background to establishing potential module environments. Particularly helpful for them should be the system skin and module temperatures when there is an **unpowered** module, which is meant to give an idea of the starting point for any thermal excursion due to the module's own power.

6.5.3.4. Use Case Flexibility

It is worthwhile to note that in some instances, the stated assumptions about use case do not result in a system that meets its specifications. Including power management features in the module components will give system designers maximum flexibility to manage power dissipation. This flexibility can be applied to many of the system's components to meet specifications. It should be noted again that for skin temperature limits, the time scale of interest is of the order of several minutes, while the time scale for many system tasks is much shorter.

Most business applications enable the wireless communications modules to go dormant, thereby lowering the average thermal dissipation. Applications that perform data streaming such as VOIP, video streaming from an attached camera or streaming audio prevent the communications modules from going dormant. The host should support the USB Selective Suspend feature to reduce electrical power consumption and thermal dissipation by the wireless modules.

6.5.4. Module Placement Advice

Lowest skin temperatures will be achieved when the heat sources are distributed over the largest possible area. This implies that, within reason, the modules should be located away from areas of concentrated heat on the motherboard, and also as far as possible from any heat exchanger.

For systems with fans, place inlet vents near modules to flush the inside surface of the casing, and use the bottom vent to act as a thermal break if needed.

Address global hot spots via general system layout and use case assumptions.

6.5.5. Skin Temperature Sensitivity to Module Power

Skin temperatures in the vicinity of modules will depend on the module power and the total system power and its arrangement. Systems with low flow rates will have higher sensitivity than systems with higher flow rates. Systems without ventilation are most sensitive, up to 3 °C skin temperature increase per Watt of module power in the example systems shown in the Appendix. This value may not be generally applicable – thermal studies should be carried out at the system level.

6.5.6. General Applicability

The examples shown in section 6.5.8, *Examples*, are not intended to be generally applicable. They are only meant to show the potential range of responses, and to determine sensible advice for module placement and other approaches to thermal management. The TDP response has to be established by the design team for each system design. Thermal analysis by computational and physical (experimental) modeling is strongly encouraged at the system level.

6.5.7. Generic Assumptions for Module Arrangement

Modules may represent a significant portion of the total system dissipation and may be a major contributor to system skin temperature. It is a good idea to place them in thermally advantageous locations. Examples shown throughout this document indicate such thermally advantageous placements, but of course are only meant to show the possibilities, and do not represent actual final designs. Nor have all the model assumptions been completely tested, so the accuracy of any predictions is within several degrees at best.

For systems with fans, vents upstream help to cool both the module and the nearby casing to minimize skin temperature. They may also have a "thermal break" effect, protecting the local surface near the modules from the larger global maximum surface temperature.

For systems without fans, concentrations of high heat density should be avoided as a matter of course, since the thin metal skin can achieve only a limited level of heat spreading. In addition, it is well known that placing heat sources near edges or corners of a heat spreader cause higher temperatures than placing them in a central location on the spreader.

6.5.8. Examples

6.5.8.1. Notebook Category

Many assumptions are used in this document. Table 64 lists examples of cases applicable to modules for notebooks.

Table 64. Example Use Case Applicable to Modules for Notebooks

Component	Thermal Design Power (W)
Scenario	Comms Excursion
Application Mix	Local Network (WiFi) File Transfer+ Device (BT) File Copy+ Netflix (Chrome) 1080p [+WiDi]
Motherboard CPU	26
Motherboard VR, chipset, etc	8.2
Memory	1.5
HDD+SSD Cache	1.1
HDD	0.1
SSD Cache	1.0
Comms: WLAN/BT	2.2
Comms: WWAN	0.0
ODD	0.1
Fan	0.9
Platform Total	40

6.5.8.1.1. Generic Motherboard Assumptions

The bottom view of a single-sided motherboard (all components facing the table within the system) with a thermal solution applied to CPU is shown in Figure 133. The modules are installed in top mount connectors at one edge of the board, as far from the CPU as possible. There are several memory modules and two areas of clustered small heat sources, each shown as a rectangular heated area. The motherboard heat sources form a thermal boundary condition for the modules.




Figure 133. Example View of Notebook Motherboard

6.5.8.1.2. System Layout Assumptions

Flow related assumptions include a fan at 2.4 cfm/68 l/min, a vent opening near the cards, and small slot vents in the system's side (Figure 134 shows edge vents and Figure 135 shows bottom vents).




Figure 134. Example View of Edge Vents




Figure 135. Example View of Bottom Vents (vent opening where inside boards are visible through the opening)

6.5.8.1.3. Local Skin Temperature

Since temperature varies continuously over the surface of the system, locating the point of interest for surface temperature measurement consistently is very important. For a global maximum, identification is straightforward in a thermal model or by infrared camera in a physical model. For a notebook system, the global maximum is likely to be near the heat exchanger and fan exhaust. The temperature in this region is only very slightly dependent on the module dissipation, as in this system category the module makes up a relatively small fraction of the total system TDP.

Local maxima are trickier to identify if they are lower than the global maximum. For the purposes of the examples shown in Figure 136 and Figure 137, a region of interest is defined in the vicinity of the modules, and the region maximum obtained. Another method might be to track a single consistent point over each module.



Figure 136. Example View of Region Over Modules




Figure 137. Example View of Hot Spot Over Modules

6.5.8.1.4. Thermal Design Power Response – Notebook Category

The models were run at three powers for each card – zero, nominal per use case, and "extended" to 3 W in the use case. Results are shown in Table 65, Table 66, and Table 67. Temperatures are rounded to the nearest whole degree.

Note that the table distinguishes between local skin temperature (directly over or under the module) and a global skin hot spot, caused by the remainder of the system and use case, sometimes even in the absence of any module dissipation. Although the modules do not heat the skin excessively, the system designer will have to consider changes in the use case and/or the design to meet skin temperature requirements.

Also note that with so many assumptions in each analysis, the results shown in the table are not intended as accurate predictions, but only to provide guidance about sensible system design for module effects on skin temperature. The particulars of the keyboard model especially determine the skin temperature of modules below the keyboard area.

	Notebook		
Socket #	1	2	
Module Size	2230	3042	
Function	WiFi/BT	WWAN	
Use case	Comms Exc	Comms Exc WWAN	
System Dissipation W/O Module	37.8	37.8	
Module Off	0 W	0 W	
Mean Card T	32	34	
Local Skin T Top	30	28	
Local Skin T Bottom	28	30	
Global Skin Hot Spot (HX)	47	47	
Use Case TDP	2.2 W	2.2 W	
Local Skin T Top	31	28	
Local Skin T Bottom	30	31	
Global Skin Hot Spot (HX)	47	47	
Extended Case TDP	3 W	3 W	
Local Skin T Top	31	29	
Local Skin T Bottom	31	31	
Fan Flow Rate, CFM	2.4	2.4	

Table 65. Thermal Design Power Response – Notebook Category

Table 66. Skin Temperature Limit Assumptions, Notebook

Ext Ambient	25
Skin T Limit Top	37
Skin T Limit Bottom	48

Modules Switched Places	Notebook	
Socket #	1	2
Module Size	3042	2230
Function	WWAN	WiFi/BT
Use Case	Comms exc WWAN	Comms exc
Use Case TDP	2.2 W	2.2 W
Local Skin T Top	28	31
Local Skin T Bottom	31	30

Table 67. Skin Temperature Effect of Module Position

6.5.8.2. Thin Platform Notebook with Fan Category

Many assumptions are used in this document. Table 68 shows the use cases applicable to modules for thin platform notebook with fan.

Table 68.Use Cases Applicable to Modules for Thin PlatformNotebook with Fan

Component	Thermal Design Power (W) by Scenario		
Scenario	Platform Chipset Excursion	Comms Excursion	
Application Mix	Skype+ Windows Media Player+ OS File Transfers+ SS Storage File Copy	Local Network (WiFi) File Transfer+ Device (BT) File Copy+ Netflix(Chrome) 1080p [+WiDi]	
Motherboard CPU + Chipset	13.5	12.8	
Motherboard Distributed	4.2	3.7	
Memory	1.5	1.5	
SSD	2.4	0.5	
Comms :WLAN/BT or WWAN	0.9	1.4	
Platform Total	23.4	20.8	

6.5.8.2.1. Generic Motherboard Assumptions

The bottom view of a single-sided motherboard (all components facing the table within the system) with thermal solution applied to CPU is shown in Figure 138. The cards are installed in mid-mount connectors at one edge of the board, as far from the CPU as possible. There are several memory modules and two areas of clustered small heat sources, each shown as a rectangular heated area. The motherboard heat sources form a thermal boundary condition for the modules.




Figure 138. Example View of Motherboard for Thin Platform Notebook with Fan

6.5.8.2.2. System Layout Assumptions

Flow related assumptions include a fan at 0.6 cfm/17 l/min, a vent opening below the modules, and small slot vents in the system's side (Figure 139). The vent opening below the cards can reduce the local surface temperature.




Figure 139. Thin Platform Notebook Layout with Vents and Key Components


6.5.8.2.3. Module Placement Advice – Thin Platform Notebook

Lowest skin temperatures will be achieved when the heat sources are distributed over the largest possible area. This implies that, within reason, the modules should be located away from areas of concentrated heat on the motherboard, and especially as far as possible from the heat exchanger. Place inlet vents near modules to flush the inside surface of the casing, and use the bottom vent to act as a thermal break if needed. Address global hot spots via general system layout and use case assumptions.

6.5.8.2.4. Local Skin Temperature


Since temperature varies continuously over the surface of the system, locating the point of interest for surface temperature measurement consistently is very important. For a global maximum, identification is straightforward in a thermal model or by infrared camera in a physical model. For a notebook system, the global maximum is likely to be near the heat exchanger and fan exhaust. The temperature in this region is somewhat dependent on the module dissipation, as in this system category is makes up a meaningful fraction of the total system TDP. In addition, the fan flow rate is quite low, so that the casing needs to transfer a larger fraction of the total heat.

Local maxima are trickier to identify if they are lower than the global maximum. For the purposes of the examples shown in Figure 140 and Figure 141, a region of interest is defined in the vicinity of the modules, and the region maximum obtained. Another method might be to track a single consistent point over each module.



- Rectangles indicate local card areas;
- Irregularly unshaded areas indicate surface above the maximum scale temperature
- Note scale corresponds to maximum skin temperature assumptions

Figure 140. Example View of Region and Hot Spots Over Modules



• Rectangles indicate local card areas;

• Irregularly unshaded areas indicate surface above the maximum scale temperature

• Note scale corresponds to max skin temperature assumptions

Figure 141. Example View of Region and Hot Spots Under Modules

6.5.8.2.5. Thermal design Power Response – Thin Platform Notebook with Fan Category

The models were run at three powers for each card – zero, nominal per use case, and "extended" to \sim 3+ W in the use case. The results in Table 69 and Table 70 are model predictions at zero and at the extended use case, to bracket expectations. Temperatures are rounded to the nearest whole degree.

Note that the table distinguishes between local skin temperature (directly over or under the module) and a global skin hot spot, caused by the remainder of the system and use case, sometimes even in the absence of any module dissipation. Although the modules do not heat the skin excessively, the system designer will have to consider changes in the use case and/or the design to meet skin temperature requirements.

Also note that with so many assumptions in each analysis, the results shown in the table are not intended as accurate predictions, but only to provide an example of module effects on skin temperature. The flow rate of the fan and particulars of the keyboard model especially determine the skin temperature of modules below the keyboard area.

Table 69.	Thermal Design Power Response – Thin Platform
	Notebook with Fan Category

	Thin Platform Notebook with Fan			
Socket #	1	2	3	
Module Size	3030	3030	3042	2280
Function	WiFi/BT + WiGig	WiFi/BT + WiGig	WWAN	SSD
Use Case	Comms exc	Comms exc 50% power	Comms exc WWAN	Platform Chipset exc
Sys Dissipation W/O Module	19.4	9.7	19.4	21
Module Off	0 W	0 W	0 W	0 W 0
Mean Card T	42	31	38	33
Local Skin T Top	33	29	34	32
Local Skin T Bottom	32	29	32	33
Global Skin Hot Spot (HX)	46	36	47	47
Use Case TDP	1.4 W	0.7 W	1.4 W	2.4 W
Local Skin T Top	35	30	39	37
Local Skin T Bottom	36	30	36	38
Global Skin Hot Spot	47	37	48	49
Extended Case TDP	3 W	3 W	3 W	3 W
Local Skin T Top	38	35	41	39
Local Skin T Bottom	38	36	37	39
Fan Flow Rate, Cfm	0.6	0.6	0.6	0.6

Table 70.Skin temperature limit assumptions, Thin platform
notebook with Fan

Ext Ambient	25
Skin T Limit Top	37
Skin T Limit Bottom	42

6.5.8.3. Tablet without Fan Category

Many assumptions are used in this document. Table 71 lists the use cases applicable to modules for tablet without fan.

Component Dissipation (W)	Estimate I Skype—Over 3G Steady State	Estimate II Skype + 19x10 Display + 3G
SOC Package	1.16	1.5
POP Memory (2 GB)	0.29	.4
3G Comms	0.80	1.4
Camera		.25
Storage (eMMC)	0.05	
PMIC	0.86	.7
Audio LPE	0.05	.1
MIPI to LVDS	0.13	
Display (10", 200 nits)	2.46	1.935
Battery Discharge	0.14	.1
Others (system VR, LEDs, etc.)	0.43	.1
Platform Total	6.37	6.485

Table 71. Use Cases Applicable to Modules for Tablet without Fan

6.5.8.3.1. Generic Motherboard Assumptions

The bottom view of a single-sided motherboard (all components facing the back within the system) is shown in Figure 142. The cards are installed in Mid-mount connectors at one edge of the U-shaped board. There are several memory modules, a power management IC (PMIC), and two areas of clustered individual small heat sources (each shown as a rectangular heated area). The motherboard heat sources form a thermal boundary condition for the modules.




Figure 142. Example View of Tablet Motherboard

6.5.8.3.2. System Layout Assumptions

It is assumed that there is neither a fan nor venting in a tablet—a high emissivity surface has been assumed on the outside surface of the magnesium enclosure. In addition, the heat spreader under the backlight assembly is 0.2 mm thick copper since copper will reduce the hot spot compared to an aluminum spreader.

The motherboard is centrally located, between banks of batteries. This arrangement allows the heat to spread in all directions; concentrating heat sources in a corner restricts their heat spreading ability (Figure 143).




Figure 143. Example View of System Layout, Including Table

6.5.8.3.3. Local Skin Temperature

Since temperature varies continuously over the surface of the system, locating the point of interest for surface temperature measurement consistently is very important. For a global maximum, identification is straightforward in a thermal model or by infrared camera in a physical model. The global maximum is likely to be over the main dies (SoC and PMIC). The temperature in this region is somewhat dependent on the module dissipation, as in this system category it makes up a significant fraction of the total system TDP. As there is no flow at all, the casing needs to transfer all the heat dissipated inside (Figure 144 and Table 72).

Local maxima are trickier to identify if they are lower than the global maximum. The global maximum point was chosen because with no ventilation possible, any hot spots interact; all heat must spread and dissipate off the surface.




Figure 144. Example View of Display Surface Temperature with WWAN Use Case Estimate II

 Table 72.
 Thermal Design Power Response—Tablet Category

	Tablet		
Socket #	1	2	
Module Size	2230	3042	
Function	WiFi/BT	WWAN LTE	
Use Case	Estimate II		
Sys Dissipation W/O Module	5.1	5.1	
Module Off	0 W	0 W	
Mean Card T	31	31	
Local Display T	35	35	
Max Back T	32	32	
Use Case TDP	1.4 W	1.4 W	
Local Display T	37	37	
Max Back T	34	34	
Extended Case TDP	3 W	3 W	
Local Display T	39	38	
Max Back T	39	37	

6.5.8.3.4. Thermal Design Power Response—Tablet Category

The models were run at three powers for each card – zero, nominal per use case, and "extended" to \sim 3+ W in the use case. Results in the table are model predictions at zero and at the extended use case, to bracket expectations. Temperatures are rounded to the nearest whole degree.

Also note that with so many assumptions in each analysis, the results shown in Table 73 are not intended as accurate predictions, but only to provide an example of module dissipation effects on skin temperature.

Table 73. Skin Temperature Limit Assumptions, Tablet without Fan

Ext Ambient	Skin T Limit Display	Skin T Limit Back
25	40	38

6.6. Examples of FULL_CARD_POWER_OFF# Sequences (Informative)

6.6.1. Example of Power On/Off Sequence

Following is an example of a full-card power On/Off sequence:

- Modem power on: High level will trigger modem power on sequence.
- 2. Modem power off: The modem is powered off first via an AT command, subsequently there is a handshaking between host and modem.
- **3.** FULL_CARD_POWER_OFF# pin will turn to LOW level or Tri-state to shutdown modem's PMU.

6.6.2. Example of Tablet Power On/Off Sequence

The following example sequences are for illustrative purposes only, as module vendors can offer alternate solutions and requirements.

- 1. Battery always connected to modem.
- 2. Host triggers GPIO to High on the FULL_CARD_POWER_OFF# pin
- 3. Modem turns On.
- 4. Host issue AT command to switch off modem.
- 5. Handshaking between modem and host
- 6. Host sets GPIO to LOW (or Tri-state) on FULL_CARD_POWER_OFF# pin which will switch off modem PMU.

Following is the proper Shutdown Handshaking Process.

- 1. PC Host sends AT+CFUN=0 to Modem
- 2. Modem responds OK.

Modem will do the essential shutdown tasks before sending OK:

- a) Proper detaching from cellular network.
- b) SW clean up functions, saving necessary NVM parameters and etc.
- c) Activate SIM/EBU shutdown sequences.
- d) Above task may need few milliseconds to couple of seconds depending on the state of the modem.
- 3. Modem sends OK to AP upon completion of essential tasks.
- 4. If AP receives ERROR, it should try again for AT+CFUN=0.
- Modem completes PMU power off sequences/register access after sending OK. The following process takes less than one second:
 - a) Disable all regulators (except VPMU and VRTC LDOs).
 - b) Assert reset signals.
 - c) Release the 26 MHz system clock request signal.
- 6. AP cuts off power supply or pull-on/off pin LOW /Tri-state after fixed delay of one second. In a rare case, if AP did not receive any response within _*_ seconds of issuing AT+CFUN=0, AP will assume that it is OK. There may be times when USB may be over loaded and by the time it is ready to send OK, the driver shutdown will already have started and OK may not reach AP.

Note: *The response time _*_ is to be decided by the host.

6.6.3. Example of Very-thin Notebooks Power On/Off Sequence

Very-thin notebooks do not use the FULL_CARD_POWER_OFF# signal. Following is the power ON/Off sequence example for very-thin notebooks:

- 1. Modem gets 3.3 V once the platform switches on the 3.3 V Always On supply for the modem.
- 2. Modem turns On since the FULL_CARD_POWER_OFF# pin is pulled high by the host (pin 6 connected to 1.8 V or 3.3 V).
- 3. Host issues AT command to switch off modem.
- **4.** Handshaking between modem and host. Once the handshake has been complete, the host can shut off supply to the modem.

6.7. Socket 2 Key C - Vendor Defined Pinout Examples

Table 74 lists examples of Vendor Defined pinouts.

Table 74. Socket 2 Key C - Vendor Defined Pinout Examples

Pin	Pin Name in Pinout	Generic Example	Example 1	Example 2
63	VENDOR_PORT_C_3 (Top)	VENDOR DEFINED (I/O) (0/1.8V)	AUDIO2 I2S_WS (I/O) (0/1.8V)	IPC_5 (I/O) (0/1.8V)
61	VENDOR_PORT_C_2 (Top)	VENDOR DEFINED (I/O) (0/1.8V)	AUDIO1 I2S_TX (O) (0/1.8V)	SERIAL S/B DATA_TX (O) (0/1.8V)
57	VENDOR_PORT_C_1 (Top)	VENDOR DEFINED (I/O) (0/1.8V)	AUDIO1 I2S_RX (I) SLIMBUS_DAT (I/O) (0/1.8V)	SERIAL S/B DATA_RX (I) (0/1.8V)
55	VENDOR_PORT_C_0 (Top)	VENDOR DEFINED (I/O) (0/1.8V)	AUDIO1 I2S_CLK (I/O) SLIMBUS_CLK (I/O) (0/1.8V)	SERIAL S/B CLK (I) (0/1.8V)
60	VENDOR_PORT_B_5 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	FINE TIME ADJUSTMENT (O) (0/1.8V)	IPC_7 (I/O) (0/1.8V)
58	VENDOR_PORT_B_4 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	TX_BLANKING (O) (0/1.8V)	IPC_6 (I/O) (0/1.8V)
54	VENDOR_PORT_B_3 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	SYSCLK (O) (0/1.8V)	IPC_4 (I/O) (0/1.8V)
52	VENDOR_PORT_B_2 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	GNSS_IRQ (O) (0/1.8V)	IPC_3 (I/O) (0/1.8V)
50	VENDOR_PORT_B_1 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	GNSS_SDA (I/O) (0/1.8V)	IPC_2 (I/O) (0/1.8V)
48	VENDOR_PORT_B_0 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	GNSS_SCL (I) (0/1.8V)	IPC_1 (I/O) (0/1.8V)
14	VENDOR_PORT_A_3 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	HOST-WAKE# (I) (0/1.8V)	HOST-WAKE# (I) (0/1.8V)
12	VENDOR_PORT_A_2 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	WoWWAN# (O) (0/1.8V)	WoWWAN# (O) (0/1.8V)
10	VENDOR_PORT_A_1 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	LED_1# (O) (OD)	VENDOR DEFINED (I/O) (0/1.8V)
8	VENDOR_PORT_A_0 (Bottom)	VENDOR DEFINED (I/O) (0/1.8V)	W_DISABLE# (I) (0/1.8V)	IPC_0 (I/O) (0/1.8V)
Pin	Pin Name in Pinout	Example 3	Example 4	Example 5
Pin 63	Pin Name in Pinout VENDOR_PORT_C_3 (Top)	Example 3 UART_TX (O) (0/1.8V)	Example 4 #2 M/PERp0; SSIC RxP;USB3.0-Rx+	Example 5 #2 M/PERp0; SSIC RxP;USB3.0-Rx+
		•	-	-
63	VENDOR_PORT_C_3 (Top)	UART_TX (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+	#2 M/PERp0; SSIC RxP;USB3.0-Rx+
63 61	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx-	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx-
63 61 57	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+
63 61 57 55	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx-	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx-
63 61 57 55 60	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP
63 61 57 55 60 58	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP #2 M/REFCLKN
63 61 57 55 60 58 58 54	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom) VENDOR_PORT_B_4 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP #2 M/REFCLKN PEWAKE# (I/O) (0/1.8V)
63 61 57 55 60 58 54 52	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom) VENDOR_PORT_B_4 (Bottom) VENDOR_PORT_B_3 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP #2 M/REFCLKN PEWAKE# (I/O) (0/1.8V) CLKREQ# (I/O) (0/1.8V)
63 61 57 55 60 58 58 54 52 50	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom) VENDOR_PORT_B_4 (Bottom) VENDOR_PORT_B_3 (Bottom) VENDOR_PORT_B_2 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP #2 M/REFCLKN PEWAKE# (I/O) (0/1.8V) CLKREQ# (I/O) (0/1.8V) PERST# (I) (0/1.8V)
63 61 57 55 60 58 54 52 50 48	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom) VENDOR_PORT_B_4 (Bottom) VENDOR_PORT_B_3 (Bottom) VENDOR_PORT_B_2 (Bottom) VENDOR_PORT_B_1 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V) GNSS_SDA (I/O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V) GNSS_SDA (I/O) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP #2 M/REFCLKN PEWAKE# (I/O) (0/1.8V) CLKREQ# (I/O) (0/1.8V) PERST# (I) (0/1.8V) SERIAL S/B CLK (I) (0/1.8V)
63 61 57 55 60 58 54 52 50 48 14	VENDOR_PORT_C_3 (Top) VENDOR_PORT_C_2 (Top) VENDOR_PORT_C_1 (Top) VENDOR_PORT_C_0 (Top) VENDOR_PORT_B_5 (Bottom) VENDOR_PORT_B_4 (Bottom) VENDOR_PORT_B_3 (Bottom) VENDOR_PORT_B_2 (Bottom) VENDOR_PORT_B_1 (Bottom) VENDOR_PORT_B_0 (Bottom)	UART_TX (O) (0/1.8V) UART_RTS (O) (0/1.8V) UART_RX (I) (0/1.8V) UART_CTS (I) (0/1.8V) FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V) GNSS_SDA (I/O) (0/1.8V) GNSS_SCL (I) (0/1.8V) HOST-WAKE# (I) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- FINE TIME ADJUSTMENT (O) (0/1.8V) TX_BLANKING (O) (0/1.8V) SYSCLK (O) (0/1.8V) GNSS_IRQ (O) (0/1.8V) GNSS_SDA (I/O) (0/1.8V) GNSS_SDA (I/O) (0/1.8V) HOST-WAKE# (I) (0/1.8V)	#2 M/PERp0; SSIC RxP;USB3.0-Rx+ #2 M/PERn0; SSIC RxN; USB3.0-Rx- #2 M/PETp0; SSIC TxP;USB3.0-Tx+ #2 M/PETn0; SSIC TxN;USB3.0-Tx- #2 M/REFCLKP #2 M/REFCLKN PEWAKE# (I/O) (0/1.8V) CLKREQ# (I/O) (0/1.8V) PERST# (I) (0/1.8V) SERIAL S/B CLK (I) (0/1.8V) HOST-WAKE# (I) (0/1.8V)

6.8. High Speed Differential Pair AC Coupling Cap Values and Cap Location Examples

This chapter will summarize the defined High Speed Differential Pair AC Coupling Cap values and illustrate examples of where the AC Coupling Caps should be located based on the definitions outlined in the following document:

- Decirie PCIe Base Specification
- □ PCIe CEM Specification
- □ USB3.0 Specification
- □ SATA-IO Specification

This chapter does not cover the SATA-IO DC Coupled scheme referred to as Gen1i.

The content of this section is basically *informative*. For detailed information, see the original specifications listed paragraph 1.3, *Specification References*.

6.8.1. AC Coupling Cap Values Per Respective Specification Definitions

The PCIe and the USB3.0 specification definitions regarding the required AC Coupling Cap values are very similar to each other. The specification calls out for the AC Coupling Cap values as a function of interface signal transmission rate (i.e., Gen Speed).

PCIe and USB 3.0 call out for AC Coupling Cap values given in Table 75. Table 76 lists the SATA-IO specification call outs for AC Coupling Cap values.

Table 75. PCIe and USB3.0 AC Coupling Cap Values

Designation	Description	Gen1	Gen2	Gen3	Units
Стх	AC Coupling Capacitor	75 (Min) 265 (Max)	75 (Min) 265 (Max)	176 (Min) 265 (Max)	nF

Table 76. SATA-IO AC Coupling Cap Values

Designation	Description	Gen1/2/3	Units
Стх	AC Coupling Capacitor	12 (Max)	nF

6.8.2. AC Coupling Cap Location Examples

The PCIe, USB3.0 and SATA-IO specification all call out for the need to incorporate AC Coupling Caps on the high speed differential signals. The PCIe and USB3.0 definitions are basically the same while the SATA-IO definitions are different.

6.8.2.1. PCIe and USB3.0 AC Coupling Cap Location Examples

The PCIe and USB3.0 specification calls out for the AC Coupling Caps to be located adjacent to the Transmitter. However, the specifications distinguish between two basic cases:

- □ Pluggable Module
- □ All On the Same Board

For the Pluggable Module, the specification clearly indicates *Capacitors must be placed on the Transmitter side of an interface that permits adaptors to be plugged and unplugged.* Visually, this is shown in Figure 145. One should assume that this convention is applicable to all of the connectorized/pluggable version of the M.2 form factors.




Figure 145. AC Coupling Cap Location – PCIe and USB3.0 Pluggable Module Example

Because of the integrated component nature of the M.2 family of LGA soldered down modules, this pluggable module convention should also be applied to the M.2 Type 1216, Type 2226, and Type 3026 soldered down modules even though there is not an actual connector. In this case the LGA footprint on the system board shows the connection point. The AC Coupling caps are adjacent to the transmitters with a set on the system board near the transmitter and a set on the module near its transmitter, as shown in Figure 146.




Figure 146. AC Coupling Cap Location – Soldered Down LGA Module on System Board Example

For the All-On-Same-Board case, the PCIe and USB3.0 specs indicate that when both the transmitters and both receivers are all on the same board, the AC Coupling Caps can be placed anywhere along the signal lines. This definition is applicable to the M.2 family of SSD BGA Packaged devices. In this case, the AC Coupling Caps need to be somewhere along the signals paths as shown in Figure 147.

Annex




Figure 147. AC Coupling Cap Location – All-On-Same-Board Example

When an M.2 SSD BGA package device is mounted on an M.2 pluggable form factor, then the Pluggable Case should be applied. In this case, the AC Coupling Cap pair will be near the system board transmitter and the other pair will be on the M.2 Module on which the M.2 SSD BGA package is mounted, as shown in Figure 148. Since these are High Speed Differential Pair signals, it is highly recommended that Differential Line layout design rules be applied to the traces and the AC Coupling Caps for optimal signal integrity.




Figure 148. AC Coupling Cap Location - SSD BGA on Pluggable M.2 Form Factor Example

6.8.2.2. SATA-IO AC Coupling Cap Location Examples

It should be noted that the SATA-IO specification defines the location of the AC Coupling Caps differently compared with the PCIe and USB3.0 specifications. The SATA-IO calls for all the AC Coupling Caps to be placed on the Module Board. No AC Coupling Caps on the System Board. When applying this to the M.2 connection scheme, as shown in Figure 149.




Figure 149. SATA-IO AC Coupling Cap Location – SATA Pluggable Module Example

Based on this convention, when an SSD BGA package is mounted on an M.2 module form factor, the AC Coupling Caps are located on the pluggable module but off the SSD BGA Package (Figure 150).





Figure 150. SATA-IO AC Coupling Cap Location - SSD BGA On Pluggable Module Example

6.8.3. AC Coupling Cap Scheme Compatibility Matrix

It is recommended that Host and Device AC Coupling Cap schemes match each other per the appropriate specification. SATA-IO and PCIe AC Coupling schemes differ from each other. System Board maybe designed to support PCIe and SATA-IO pluggable modules.

The matrix given in Table 77 shows the potential compatibilities and incompatibilities for all combinations.

Table 77. AC Coupling Cap Scheme Compatibility Matrix



6.9. Eye Limits for SSIC at the M.2 Connector

Transmitter Eye Height and Eye Width limits at the M.2 connector for the SSIC Host and the SSIC Device transmitter are defined in Table 78. This helps to test the interoperability between SSIC host and SSIC device at the M.2 connector. The eye diagrams are evaluated after the behavioral CDR defined in the MPHY Specification is applied. The eye limits given below are recommendations only.

Table 78. SSIC Transmitter Eye Limits at the Connector

	Eye Height at M.2 Socket	Eye Width at M.2 Socket	Notes		
SSIC Device Transmitter	140 mV	0.6 UI _{HS}	1 - 6		
SSIC Host Transmitter	95 mV	0.55 UIнs	1 - 6		
Notes:					
 Assumes the signal has been captured using a break-out fixture that is approximately 1-inch long (approximately -0.33dB loss @1.455 GHz). 					
2. The recommended sample size for this measurement is at least 106 UI.					
3. Eye measurements require that CRPAT (refer to <i>MIPI Alliance Specification for M-PHY</i>) is being transmitted during the test.					

4. The measurements are applicable to Terminated HS mode of MPHY.

5. The Eye Width limits are applicable at Target BER of 10-10.

6. The eye limits are applicable to the MPHY HS gears G1, G2 and G3.

A

Appendix A. Acknowledgments

Howard Andrews	Foxconn	Becky Loop	Intel Corporation
Doug Bennett	Intel Corporation	Fuqiang Ma	Huawei
Catherina Biber	Intel Corporation	Alan MacDougall	ACON
Hicham Bouzekri	ST-Ericsson	Jim McGrath	TE
John Carroll	Intel Corporation	Mike McKee	Foxconn
Josue Castillo	Luxshare-ICT	Glenn Moore	Foxconn
Conrad Choy	ACON	Robert Muir	Intel Corporation
Marty Czekalski	Seagate	Kazumi Nakazuru	Kyocera Connector
Robert Dmitroca	Intel Corporation	Manisha Nilange	Intel Corporation
Ricardo Espinoza-Iberra	Intel Corporation	Stefan Nilsson	Ericsson
Martin Furuhjelm	Seagate	Marc Noblitt	Samsung & Micron
Keqiang Gao	Huawei	James Panian	Qualcomm Technologies Inc
Will Harris	AMD	Rich Perry	Intel Corporation
Yongquan He	Huawei	Ed Poh	Molex Incorporated
Patrick Hery	Toshiba	Florence Pon	Intel Corporation
Larry Hsu	Bellwether	Jim Salembier	Lenovo
Jovica Jovanovski	Broadcom Corporation	Mark Saubert	JAE
Ramdas Kachare	Seagate	Brad Saunders	Intel Corporation
Kazushi Kamata	JAE	Chris Schmolze	Bellwether
Bilal Khalaf	Intel Corporation	David Shi	Huawei
Sammy Koyama	Kyocera Connector	Toshio Shimoyama	JAE
Dave Landsman	SanDisk	Takao Shirai	Toshiba
Jeff LeGassick	Intel Corporation	Nestor Sison	Sierra Wireless
Vince Smith	Sierra Wireless	David Wissel	Hewlett-Packard Company
Frank Sodek	AMD	Lei Xiang	Huawei
Ra'anan Sover	Intel Corporation	Su Yan	Intel Corporation

Chuck Stancil	Hewlett-Packard Company	Gregory Young	I-PEX
Cedrec Sumimoto	JAE	Pat Young	Luxshare-ICT
Tetsuya Tagawa	I-PEX	Andrew Zhang	Intel Corporation
Johan Uggmark	Ericsson	Long Zhao	Huawei
Scott Wallace	Sierra Wireless		

In Memoriam

This specification is dedicated to the memory of our friend and colleague, Marc Noblitt. Marc was a key contributor to the development of this specification right up until his passing in October 2013. Throughout his career Marc made a number of significant contributions to multiple computer industry standards and will be missed.